JPS60171587A - パルス計数回路 - Google Patents
パルス計数回路Info
- Publication number
- JPS60171587A JPS60171587A JP2888384A JP2888384A JPS60171587A JP S60171587 A JPS60171587 A JP S60171587A JP 2888384 A JP2888384 A JP 2888384A JP 2888384 A JP2888384 A JP 2888384A JP S60171587 A JPS60171587 A JP S60171587A
- Authority
- JP
- Japan
- Prior art keywords
- contact
- circuit
- pulse
- input
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06M—COUNTING MECHANISMS; COUNTING OF OBJECTS NOT OTHERWISE PROVIDED FOR
- G06M1/00—Design features of general application
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Arrangements For Transmission Of Measured Signals (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2888384A JPS60171587A (ja) | 1984-02-15 | 1984-02-15 | パルス計数回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2888384A JPS60171587A (ja) | 1984-02-15 | 1984-02-15 | パルス計数回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60171587A true JPS60171587A (ja) | 1985-09-05 |
| JPH0323960B2 JPH0323960B2 (enExample) | 1991-04-02 |
Family
ID=12260795
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2888384A Granted JPS60171587A (ja) | 1984-02-15 | 1984-02-15 | パルス計数回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60171587A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107707228A (zh) * | 2017-09-27 | 2018-02-16 | 昆明理工大学 | 一种自动往复循环电路、其使用方法及应用 |
| JP2019219250A (ja) * | 2018-06-19 | 2019-12-26 | 三菱電機ビルテクノサービス株式会社 | 検査装置 |
-
1984
- 1984-02-15 JP JP2888384A patent/JPS60171587A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107707228A (zh) * | 2017-09-27 | 2018-02-16 | 昆明理工大学 | 一种自动往复循环电路、其使用方法及应用 |
| JP2019219250A (ja) * | 2018-06-19 | 2019-12-26 | 三菱電機ビルテクノサービス株式会社 | 検査装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0323960B2 (enExample) | 1991-04-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4660181A (en) | Memory system | |
| US5036460A (en) | Microprocessor having miswriting preventing function | |
| US4149795A (en) | Digital information transmitting and displaying system for a photographic camera | |
| US5285415A (en) | Data counting memory card and reader | |
| JPH05233901A (ja) | Icカード、icカード搭載用メモリic及びicカードのメモリ容量の確認方法 | |
| US5812834A (en) | Single chip microcomputer having a plurality of timer counters | |
| US5781796A (en) | System for automatic configuration of I/O base address without configuration program using readout data on common bus by responding device | |
| JP2004336110A (ja) | 緩衝バッファ回路 | |
| JPS60171587A (ja) | パルス計数回路 | |
| US6266049B1 (en) | One-chip microcomputer system | |
| US4424513A (en) | Method and apparatus for controlling a dynamic or static type digital display device | |
| US5729004A (en) | Data communication device and method of a smart card | |
| EP0321998B1 (en) | Serial memory, picture memory device and reproduction apparatus comprising one or more serial memories | |
| JPH06275100A (ja) | 半導体記憶装置 | |
| JPH09306159A (ja) | 逐次読出しメモリ | |
| JPH0554667A (ja) | 直列データ・並列データ相互変換機能付きメモリ素子 | |
| US6928530B2 (en) | Method and device for sequential readout of a memory with address jump | |
| JP2893690B2 (ja) | 半導体メモリ | |
| KR100246183B1 (ko) | 시리얼 억세스 인터페이스 방법 및 프레쉬 칩 구조 | |
| RU1781698C (ru) | Устройство дл отображени информации на газоразр дной индикаторной панели | |
| SU758129A1 (ru) | Устройство для индикации 1 | |
| KR920007488B1 (ko) | 범용신호 송수신 회로팩의 r2/mfc/dtmf/cct 겸용 신호 수신회로 | |
| SU433539A1 (enExample) | ||
| RU1795512C (ru) | Устройство дл индикации | |
| JP3378681B2 (ja) | メモリのデータ書き込み読み出し回路 |