JPS60140454A - 記憶部制御装置 - Google Patents

記憶部制御装置

Info

Publication number
JPS60140454A
JPS60140454A JP25192383A JP25192383A JPS60140454A JP S60140454 A JPS60140454 A JP S60140454A JP 25192383 A JP25192383 A JP 25192383A JP 25192383 A JP25192383 A JP 25192383A JP S60140454 A JPS60140454 A JP S60140454A
Authority
JP
Japan
Prior art keywords
access
address
selection circuit
circuit
selection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP25192383A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6356573B2 (ru
Inventor
Hidehiko Nishida
西田　秀彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP25192383A priority Critical patent/JPS60140454A/ja
Priority to CA000469910A priority patent/CA1221464A/en
Priority to DE8484402614T priority patent/DE3484235D1/de
Priority to EP84402614A priority patent/EP0147295B1/en
Priority to US06/682,316 priority patent/US4718006A/en
Priority to AU36857/84A priority patent/AU554059B2/en
Priority to BR8406678A priority patent/BR8406678A/pt
Priority to KR1019840008243A priority patent/KR890004995B1/ko
Priority to ES539033A priority patent/ES8602272A1/es
Publication of JPS60140454A publication Critical patent/JPS60140454A/ja
Publication of JPS6356573B2 publication Critical patent/JPS6356573B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1657—Access to multiple memories

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
  • Multi Processors (AREA)
JP25192383A 1983-12-26 1983-12-27 記憶部制御装置 Granted JPS60140454A (ja)

Priority Applications (9)

Application Number Priority Date Filing Date Title
JP25192383A JPS60140454A (ja) 1983-12-27 1983-12-27 記憶部制御装置
CA000469910A CA1221464A (en) 1983-12-26 1984-12-12 Data processor system having improved data throughput of multiprocessor system
DE8484402614T DE3484235D1 (de) 1983-12-26 1984-12-17 Datenverarbeitungssystem mit mehreren multiprozessorsystemen.
EP84402614A EP0147295B1 (en) 1983-12-26 1984-12-17 Data processing system including a plurality of multiprocessor systems
US06/682,316 US4718006A (en) 1983-12-26 1984-12-17 Data processor system having improved data throughput in a multiprocessor system
AU36857/84A AU554059B2 (en) 1983-12-26 1984-12-18 A data processor system having improved data throughput of multiprocessor system
BR8406678A BR8406678A (pt) 1983-12-26 1984-12-21 Sistema processador de dados incluindo uma pluralidade de sistemas multiprocessadores e processo para processamento de dados em uma unidade de controle de memoria fornecida em um sistema multiprocessador
KR1019840008243A KR890004995B1 (ko) 1983-12-26 1984-12-21 멀티프로세서 시스템의 향상된 데이타 처리능력을 갖는 데이타 처리시스템 및 방법
ES539033A ES8602272A1 (es) 1983-12-26 1984-12-24 Una instalacion de tratamiento de datos que incluye una pluralidad de dispositivos multiprocesadores.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25192383A JPS60140454A (ja) 1983-12-27 1983-12-27 記憶部制御装置

Publications (2)

Publication Number Publication Date
JPS60140454A true JPS60140454A (ja) 1985-07-25
JPS6356573B2 JPS6356573B2 (ru) 1988-11-08

Family

ID=17229975

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25192383A Granted JPS60140454A (ja) 1983-12-26 1983-12-27 記憶部制御装置

Country Status (1)

Country Link
JP (1) JPS60140454A (ru)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006221433A (ja) * 2005-02-10 2006-08-24 Sony Corp 共有メモリ装置

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0472568U (ru) * 1990-11-01 1992-06-25

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006221433A (ja) * 2005-02-10 2006-08-24 Sony Corp 共有メモリ装置

Also Published As

Publication number Publication date
JPS6356573B2 (ru) 1988-11-08

Similar Documents

Publication Publication Date Title
US5237567A (en) Processor communication bus
US4399503A (en) Dynamic disk buffer control unit
AU598857B2 (en) Move-out queue buffer
US3618041A (en) Memory control system
EP0280251B1 (en) Shared memory controller arrangement
US3931613A (en) Data processing system
US5887182A (en) Multiprocessor system with vector pipelines
US5481678A (en) Data processor including selection mechanism for coupling internal and external request signals to interrupt and DMA controllers
US3601812A (en) Memory system
JP2561261B2 (ja) バッファ記憶アクセス方法
US4089052A (en) Data processing system
JPS60140454A (ja) 記憶部制御装置
US5168558A (en) Apparatus and method for providing distributed control in a main memory unit of a data processing system
EP0067519B1 (en) Telecommunications system
JP2618223B2 (ja) シングルチツプマイクロコンピユータ
JPS58149556A (ja) 並列処理装置
US4954946A (en) Apparatus and method for providing distribution control in a main memory unit of a data processing system
JPH05233560A (ja) 多重プロセッサ回路用プロセッサ間連絡システムおよびその方法
JPS60136850A (ja) マルチプロセッサ・システム
JPS61118847A (ja) メモリの同時アクセス制御方式
JPS6363940B2 (ru)
JP2555123B2 (ja) メモリアクセス管理方式
JPH10301897A (ja) アービトレーション方法及びその装置
EP1193606B1 (en) Apparatus and method for a host port interface unit in a digital signal processing unit
JPH01315858A (ja) データ転送制御方法及び装置