JPS6012735A - Etching device - Google Patents

Etching device

Info

Publication number
JPS6012735A
JPS6012735A JP11830383A JP11830383A JPS6012735A JP S6012735 A JPS6012735 A JP S6012735A JP 11830383 A JP11830383 A JP 11830383A JP 11830383 A JP11830383 A JP 11830383A JP S6012735 A JPS6012735 A JP S6012735A
Authority
JP
Japan
Prior art keywords
electrode
spacer
electrodes
chamber
face
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11830383A
Other languages
Japanese (ja)
Inventor
Atsushi Fujisawa
藤沢 厚
Seiichi Kato
誠一 加藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP11830383A priority Critical patent/JPS6012735A/en
Publication of JPS6012735A publication Critical patent/JPS6012735A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor

Abstract

PURPOSE:To enable easy setting of a highly accurate and uniform interval even through it is extremely small by installing a spacer on one of a pair of parallel plate electrodes and regulating the interval between the both electrodes with the spacer. CONSTITUTION:In a chamber 1, an upper electrode 4 and a lower electrode 5 which are a pair of plate electrodes placed face to face in parallel are installed. The electrode 4 is fixed on the chamber 1 with a support axis 6 and on the circumference of the electrode 4, e.g., a ring wall 7 which constitutes a spacer is fixed downwards. The electrode 5 is supported by a suppoting axis 10 and on the upper surface center of the electrode, an object 11 to be etched can be loaded. At the lower end of the support axis 10 outside of the chamber 1, an up-and-down movement mechanism 12 is also provided whereby the support axis 10 and the electrode 5 can be moved vertically. In this construction, the electrode 5 is moved vertically by the operation of the mechanism 12 and stopped when the lower end of the spacer 7 touches the upper surface circumference of the electrode 5. In this way, the electrodes 4 and 5 are set with a uniform interval equal to the height l of the spacer 7 face to face each other.

Description

【発明の詳細な説明】 〔技術分野〕 本発明はエツチング装置に関し、特に平行平板電極方式
のエツチング装置に関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Technical Field] The present invention relates to an etching apparatus, and more particularly to a parallel plate electrode type etching apparatus.

〔背景技術〕[Background technology]

半導体装置の製造工程ではエツチング技術1%にドライ
エツチング技術が必要不可欠であり1種々のエツチング
装置が提案されている(例えば特開昭51−79650
号公報)。なかでも一対の平板電極を対向配置した平行
平板電極方式のエツチング装置は、構造が簡略でかつ良
好なエツチング効果が得られることから多用されている
。即ち、この種のエツチング装置は、上下に配置した平
板電極(上部電極、下部電極)を所定の間隔をおいて位
置設定し、一方の電極5例えば下部電極上に被エツチン
グ物であるウェーハを載置し、これを所要のガス雰囲気
に保った上で両電極間に高周波電力を印加することによ
りエツチングを行なうよう罠なっている。
In the manufacturing process of semiconductor devices, dry etching technology is indispensable to 1% of etching technology, and various etching devices have been proposed (for example, JP-A-51-79650).
Publication No.). Among them, a parallel plate electrode type etching apparatus in which a pair of flat plate electrodes are disposed facing each other is frequently used because it has a simple structure and can obtain good etching effects. That is, in this type of etching apparatus, flat plate electrodes (upper electrode, lower electrode) arranged one above the other are set at a predetermined interval, and a wafer to be etched is placed on one of the electrodes 5, for example, the lower electrode. Etching is carried out by applying high-frequency power between the two electrodes while keeping it in a required gas atmosphere.

ところで、この方式のエツチング装置では、上下の電極
は被エツチング材質に応じて通常19.xtgの間隔に
設定する必要があるが、この間隔に対して各電極の横寸
法が極めて大きいため、電極面の全てにわたって前記間
隔を高精度に確保すること、つまり両電極の平行度を高
精度に出すことは困難である。このため、間隔の微小な
ばらつきによってウェーハ表面における均一なエツチン
グが阻害され、半導体装置の特性のばらつきが生じる原
因となっていることを本発明者は見い出した。
By the way, in this type of etching apparatus, the upper and lower electrodes are usually 19.5 mm in diameter depending on the material to be etched. xtg, but since the lateral dimension of each electrode is extremely large compared to this spacing, it is necessary to ensure the spacing with high precision over the entire electrode surface, that is, to ensure the parallelism of both electrodes with high precision. It is difficult to publish it. For this reason, the inventors have found that minute variations in the spacing hinder uniform etching on the wafer surface, causing variations in the characteristics of semiconductor devices.

また、この方式のものではチャンバ内面から飛散される
汚染物がウェーッ・表面に付着しな(・ように両電極お
よびチャンバ内面全体を覆うカバーを設けているが、カ
バーの形状が複雑になると共に全体が大型化する等、エ
ツチング装置の構成及び製造が困難なものとなっている
ことを見い出した。
In addition, with this method, a cover is provided that covers both electrodes and the entire inner surface of the chamber to prevent contaminants scattered from the inner surface of the chamber from adhering to the surface, but the shape of the cover becomes complicated and It has been found that the structure and manufacture of the etching apparatus are difficult, as the entire structure becomes large.

〔発明の目的〕[Purpose of the invention]

本発明の目的は平行平板電極の間隔を均一にかつ高精度
に設定することができるエツチング技術を提供すること
である。本発明の他の目的はカバーを別個に設けること
を不要にして構造の簡易化を達成することができるエツ
チング技術を提供することにある。
An object of the present invention is to provide an etching technique that allows the spacing between parallel plate electrodes to be set uniformly and with high precision. Another object of the present invention is to provide an etching technique that can simplify the structure by eliminating the need to provide a separate cover.

本発明の前記ならびにそのほかの目的と新規な特徴は1
本明細書の記述および添付図面からあき〔発明の概要〕 本願において開示される発明のうち代表的なものの概要
を簡単に説明すれは、下記のとおりである。
The above and other objects and novel features of the present invention are as follows:
Based on the description of this specification and the accompanying drawings [Summary of the Invention] Representative inventions disclosed in this application will be briefly summarized as follows.

すなわち、平行平板電極の一方を移動可能圧すると共に
いずれかの平板電極の周辺にスペーサを延設して他方の
平板電極に衝接し得るよう構成することKより、スペー
サにより両電極の間隔を均一にかつ高精度に設定できる
一方、スペーサと両電極によって被エツチング物を覆う
カバーを構成して汚染を防止し、これによりエツチング
装置の構成の簡易化およびエツチング精度の向上を達成
するものである。
In other words, one of the parallel plate electrodes is made movable and a spacer is extended around either of the plate electrodes so that it can collide with the other plate electrode.The spacer makes the distance between both electrodes uniform. In addition, the spacer and both electrodes form a cover that covers the object to be etched to prevent contamination, thereby simplifying the structure of the etching apparatus and improving etching accuracy.

〔、実施例〕〔,Example〕

第1図は本発明をプラズマエツチング装置に適用した実
施例の断面構成図である。図におい′C1はチャンバで
あり、後述する上部電極に処理ガスを供給するガス供給
口2を設ける一方、下部にはチャンバ1内を所要の真空
圧にする排気口3を設けており、排気口3は図外の真空
ポンプに連設している。
FIG. 1 is a sectional view of an embodiment in which the present invention is applied to a plasma etching apparatus. In the figure, 'C1' is a chamber, which is provided with a gas supply port 2 that supplies processing gas to the upper electrode, which will be described later, and an exhaust port 3 that maintains the required vacuum pressure in the chamber 1 at the bottom. 3 is connected to a vacuum pump (not shown).

一方、前記チャンバ1内属は一対の平板電極を上下に向
けて平行に対向配置した上部−極4と下部電極5とを設
けている。前記上部電極4はチャンバ1上部を貫通する
支持軸6によってチャンバ1に固定され、その位置は固
定的に定められる。
On the other hand, inside the chamber 1 are provided an upper electrode 4 and a lower electrode 5, each of which is a pair of flat plate electrodes arranged vertically and facing each other in parallel. The upper electrode 4 is fixed to the chamber 1 by a support shaft 6 passing through the upper part of the chamber 1, and its position is fixedly determined.

また、上部電極4の周辺部位には例えば下方に向けて環
状の壁7を固着し、これをスペーサとして構成している
。即ち、このスペーサ7は所要の高さ寸法lとされて止
めねじ8等によって着脱可能に固着され、その下縁は後
述するように下部電極5の上面周辺部に衝接できる。ス
ペーサ7は酸化アルミニウムやフッ素樹脂等によって構
成している。更に、前記上部電極4には高周波電源9を
接続し、かつ前記ガス供給口2を支持軸6内を通して形
成している。
Further, for example, an annular wall 7 is fixed downwardly around the upper electrode 4, and is configured as a spacer. That is, the spacer 7 has a required height l and is removably fixed by a set screw 8 or the like, and its lower edge can abut against the upper surface periphery of the lower electrode 5, as will be described later. The spacer 7 is made of aluminum oxide, fluororesin, or the like. Further, a high frequency power source 9 is connected to the upper electrode 4, and the gas supply port 2 is formed to pass through the support shaft 6.

前記下部電極5はチャンバ1下部を貫通する支持軸10
により支持され、その上面中央部には被エツチング物と
してのウェーハ11を載置できる。
The lower electrode 5 has a support shaft 10 passing through the lower part of the chamber 1.
A wafer 11 as an object to be etched can be placed at the center of the upper surface.

また、前記支持軸10のチャンノく1外の下端にはラッ
クピニオン機構で例示する上下動機構12を付設し、ピ
ニオン13の回転によりラック14及びこれと一体の支
持軸10.下部電極5を上下動することができる。
A vertical movement mechanism 12, exemplified by a rack and pinion mechanism, is attached to the lower end of the support shaft 10 outside the channel 1, and rotation of the pinion 13 moves the rack 14 and the support shaft 10 integral therewith. The lower electrode 5 can be moved up and down.

以上の構成によれば、下部電wZ、5上へのウェーハ1
1の乗載、降載は同図のように下部電俸5を下動させた
状態で行なえばよぐ特に問題は生じない。ウェーッ・1
1を載置した後は、上下動機構12を作動して下部電極
5を上動し、スペーサ7の下縁が下部電極5の上面周辺
部に衝接した時点で停止させる。これにより、第2図に
示すように、上部電極4と下部電極5とはスペーサ7の
高さ寸法!に相当する間隔寸法で対向されることになり
According to the above configuration, the wafer 1 onto the lower voltage wZ, 5
No particular problem will arise as long as the loading and unloading of the vehicle is carried out with the lower cab 5 moved downward as shown in the figure. Wow 1
1 is placed, the vertical movement mechanism 12 is operated to move the lower electrode 5 upward, and the spacer 7 is stopped when the lower edge of the spacer 7 collides with the peripheral portion of the upper surface of the lower electrode 5. As a result, as shown in FIG. 2, the height of the upper electrode 4 and lower electrode 5 is equal to that of the spacer 7! They will face each other with an interval dimension equivalent to .

しかも両電極4.5とスペーサ7とでウェーッS11全
体を包囲する状態とされる。
Moreover, both the electrodes 4.5 and the spacer 7 surround the entire wafer S11.

したがって1両電極4.5は周辺部においてスペーサ7
によって対向間隔が規制されるので、両電極4,5の平
行度を良好にして間隔の均一化を 。
Therefore, one electrode 4.5 has a spacer 7 at its periphery.
Since the facing distance is regulated by , the parallelism between both electrodes 4 and 5 is made good to make the distance uniform.

容易に図ることができる。これにより、排気口3aを通
してスペーサ7内、更にチャンバ1内を所定の真空度の
ガス雰囲気にして両電極4.5間に高周波電力を印加す
れば、両電極間にわたって均一にプラズマを発生させ、
ウェーハ11全面を均一にエツチングすることができる
。一方、エツチング中、チャンバ1内面から飛散される
汚染物等は、スペーサ7によって両電極4,5間への侵
入が防止されるので、これがウェーハ11表面に付着す
ることはな(ウェーハの汚染を防止することができる。
It can be easily achieved. As a result, by creating a gas atmosphere with a predetermined degree of vacuum inside the spacer 7 and further inside the chamber 1 through the exhaust port 3a and applying high frequency power between both electrodes 4.5, plasma is generated uniformly between both electrodes.
The entire surface of the wafer 11 can be etched uniformly. On the other hand, during etching, contaminants scattered from the inner surface of the chamber 1 are prevented from entering between the electrodes 4 and 5 by the spacer 7, so that they do not adhere to the surface of the wafer 11 (to prevent contamination of the wafer). It can be prevented.

結局、良好なエツチングを可能とし、その歩留の向上を
達成できる。
As a result, good etching can be achieved and the yield can be improved.

なお、被エツチング材質の違いによって両電極4.5間
の間隔寸法を変える必要があるときには、止めねじ8に
より高さ寸法の異なるスペーサに交換すればよい。
If it is necessary to change the distance between the electrodes 4.5 due to a difference in the material to be etched, the set screw 8 may be used to replace the spacer with a spacer having a different height.

〔効果〕〔effect〕

(1)一対の平行平板電極の一方にスペーサを設け、こ
のスペーサによって両電極の間隔を規制しているので、
微小間隔の場合にも高精度でかつ均一な間隔にしかも容
易に設定することができ、エツチング精度を向上できる
(1) A spacer is provided on one side of a pair of parallel plate electrodes, and this spacer regulates the distance between both electrodes, so
Even when the spacing is minute, it is possible to easily set the spacing to be highly accurate and uniform, and the etching accuracy can be improved.

(2)スペーサを環状や角状の形状にすることにより、
スペーサと両電極とで被エツチング物全体を覆うことが
できるので、チャンバ内で発生する汚染物が被エツチン
グ物に付着するのを防止でき、しかもチャンバ内面全体
のカバーを不要にして構成の簡易化を達成できる。
(2) By making the spacer into an annular or angular shape,
Since the spacer and both electrodes can cover the entire object to be etched, it is possible to prevent contaminants generated within the chamber from adhering to the object to be etched, and it is not necessary to cover the entire inner surface of the chamber, simplifying the configuration. can be achieved.

(3)スペーサを取換できるようにし、かつ高さ寸法の
異なるスペーサに交換することKより両電極間の間隔を
このスペーサに応じて極めて容易に変化することができ
る。
(3) By making the spacer replaceable and replacing it with a spacer having a different height dimension, the distance between both electrodes can be changed very easily depending on the spacer.

以上本発明者によっ(なされた発明を実施例罠もとづき
具体的に説明したが1本発明は上記実施例に限定される
ものではなく、その要旨を逸脱しない範囲で種々変更可
能であることはいうまでもない。たとえば、スペーサは
下部電極に設けてもよく、或〜・は上下夫々に設けて両
スペーザの高さの和で間隔を規制するようにしてもよ(
・。また。
Although the invention made by the present inventor has been specifically explained based on examples, it is understood that the present invention is not limited to the above-mentioned examples, and that various changes can be made without departing from the gist of the invention. Needless to say, for example, the spacer may be provided on the lower electrode, or the spacer may be provided on the upper and lower electrodes, and the spacing may be regulated by the sum of the heights of both spacers (
・. Also.

上部電極を上下動させるようにし又もよ(・。You can also move the upper electrode up and down (・.

〔利用分野〕[Application field]

以上の説明では主として本発明者によってなされた発明
をその背景となった利用分野であるプラズマエツチング
装置に適用した場合について説明したが、それに限定さ
れるものではなく所謂平行平板方式のドライエツチング
装置の全て忙適用できる。
In the above explanation, the invention made by the present inventor was mainly applied to a plasma etching apparatus, which is the background field of application. Can be applied to all busy schedules.

【図面の簡単な説明】[Brief explanation of the drawing]

第」図は本発明の一実施例装置の断面図、第2図はその
動作を説明する断面図である。 1・・・チャンバ、2・・・ガス供給口、3,3a・・
・排気口、4・・・上部電極、5川下部電極、7・・・
スペーサ、9・・・高周波電源、11・・・ウェーハ(
被エツチング物)、12・・・上下動機措。 代理人 弁理士 高 橋 明 夫 第1図
1 is a sectional view of an apparatus according to an embodiment of the present invention, and FIG. 2 is a sectional view illustrating its operation. 1...Chamber, 2...Gas supply port, 3, 3a...
・Exhaust port, 4... Upper electrode, 5 Lower electrode, 7...
Spacer, 9... High frequency power supply, 11... Wafer (
(object to be etched), 12... Vertical motive measures. Agent Patent Attorney Akio Takahashi Figure 1

Claims (1)

【特許請求の範囲】 1、互に対向配置された一対の平行平板電極を備えるエ
ツチング装置に°おい1少なくとも一方の電極を他方に
対して対向方向に移動できるよう構成すると共に、少な
(とも一方の電極には他方に向かってスペーサを取着し
たことを特徴とするエツチング装置。 2、両平行平板電極が近接されたときに、スペーサと両
電極とで被エツチング物を包囲し得るよう構成してなる
特許請求の範囲第1項記載のエツチング装置。 3、スペーサは異なる高さ寸法のスペーサと取換え得る
ように電極に取着してなる特許請求の範囲第1項又は第
2項記載のエツチング装置。
[Scope of Claims] 1. An etching apparatus equipped with a pair of parallel plate electrodes arranged opposite to each other is constructed such that at least one of the electrodes can be moved in a direction opposite to the other, and 2. An etching apparatus characterized in that a spacer is attached to one electrode facing the other. 2. When both parallel plate electrodes are brought close to each other, the spacer and both electrodes are configured so that the object to be etched can be surrounded. 3. The etching apparatus according to claim 1, wherein the spacer is attached to the electrode so that it can be replaced with a spacer of a different height dimension. Etching equipment.
JP11830383A 1983-07-01 1983-07-01 Etching device Pending JPS6012735A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11830383A JPS6012735A (en) 1983-07-01 1983-07-01 Etching device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11830383A JPS6012735A (en) 1983-07-01 1983-07-01 Etching device

Publications (1)

Publication Number Publication Date
JPS6012735A true JPS6012735A (en) 1985-01-23

Family

ID=14733336

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11830383A Pending JPS6012735A (en) 1983-07-01 1983-07-01 Etching device

Country Status (1)

Country Link
JP (1) JPS6012735A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6269620A (en) * 1985-09-24 1987-03-30 Anelva Corp Plasma processor
US4718976A (en) * 1982-03-31 1988-01-12 Fujitsu Limited Process and apparatus for plasma treatment
JPS6345739A (en) * 1986-08-11 1988-02-26 Fujitsu Ltd Gas discharge panel
JPH01287285A (en) * 1988-05-13 1989-11-17 Matsushita Electric Ind Co Ltd Dry etching device
US6544380B2 (en) 1994-04-20 2003-04-08 Tokyo Electron Limited Plasma treatment method and apparatus
JP2011243688A (en) * 2010-05-17 2011-12-01 Tokyo Electron Ltd Plasma processing apparatus

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5610932A (en) * 1979-07-09 1981-02-03 Mitsubishi Electric Corp Plasma treating apparatus
JPS5715424A (en) * 1980-07-01 1982-01-26 Matsushita Electric Ind Co Ltd Dry etching method

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5610932A (en) * 1979-07-09 1981-02-03 Mitsubishi Electric Corp Plasma treating apparatus
JPS5715424A (en) * 1980-07-01 1982-01-26 Matsushita Electric Ind Co Ltd Dry etching method

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4718976A (en) * 1982-03-31 1988-01-12 Fujitsu Limited Process and apparatus for plasma treatment
JPS6269620A (en) * 1985-09-24 1987-03-30 Anelva Corp Plasma processor
JPH057861B2 (en) * 1985-09-24 1993-01-29 Anelva Corp
US5413673A (en) * 1985-09-24 1995-05-09 Anelva Corporation Plasma processing apparatus
JPS6345739A (en) * 1986-08-11 1988-02-26 Fujitsu Ltd Gas discharge panel
JPH01287285A (en) * 1988-05-13 1989-11-17 Matsushita Electric Ind Co Ltd Dry etching device
US6544380B2 (en) 1994-04-20 2003-04-08 Tokyo Electron Limited Plasma treatment method and apparatus
US6991701B2 (en) * 1994-04-20 2006-01-31 Tokyo Electron Limited Plasma treatment method and apparatus
JP2011243688A (en) * 2010-05-17 2011-12-01 Tokyo Electron Ltd Plasma processing apparatus

Similar Documents

Publication Publication Date Title
US9978632B2 (en) Direct lift process apparatus
CN112928011A (en) Substrate processing apparatus, bevel cover, and substrate processing method
KR20160140445A (en) Method and apparatus for backside deposition reduction by control of wafer support to achieve edge seal
TW202027162A (en) Plasma processing apparatus
JP6650841B2 (en) Substrate lifting mechanism, substrate mounting table and substrate processing device
JPH04355917A (en) Manufacturing device for semiconductor device
US8568554B2 (en) Movable gas introduction structure and substrate processing apparatus having same
JP3312163B2 (en) Vacuum suction device
TW202312285A (en) Semiconductor process chamber, semiconductor process equipment and semiconductor process method
KR100491945B1 (en) Plasma processing apparatus
JPS6012735A (en) Etching device
US11139194B2 (en) Sample holder
KR20120049823A (en) Plasma processing apparatus
US20140034610A1 (en) Apparatus and methods for handling workpieces of different sizes
JPH0758016A (en) Film-forming processor
JPH1015815A (en) Substrate correction device and its method
JP4417600B2 (en) Etching method
JP3084834B2 (en) Method for manufacturing semiconductor device
JP2002177854A (en) Substrate treatment apparatus
JP2000315676A (en) Dry etching apparatus and method
JPS59217330A (en) Reactive ion etching device
JPH05291187A (en) Plasma processor
JPS6247132A (en) Parallel flat plate type dry etching device
JP2006066678A (en) Semiconductor manufacturing device, maintenance method therefor, and manufacturing method of semiconductor device
JPS6393536A (en) Substrate holding device