JPS60118952A - 仮想アドレス制御方式 - Google Patents

仮想アドレス制御方式

Info

Publication number
JPS60118952A
JPS60118952A JP58226389A JP22638983A JPS60118952A JP S60118952 A JPS60118952 A JP S60118952A JP 58226389 A JP58226389 A JP 58226389A JP 22638983 A JP22638983 A JP 22638983A JP S60118952 A JPS60118952 A JP S60118952A
Authority
JP
Japan
Prior art keywords
address
virtual address
extended
logical
space
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58226389A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6341102B2 (enrdf_load_stackoverflow
Inventor
Yasuo Hirota
広田　泰生
Takahito Noda
野田　敬人
Yuji Kamisaka
神阪　裕士
Junichi Mizuno
水野　淳一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58226389A priority Critical patent/JPS60118952A/ja
Publication of JPS60118952A publication Critical patent/JPS60118952A/ja
Publication of JPS6341102B2 publication Critical patent/JPS6341102B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
JP58226389A 1983-11-30 1983-11-30 仮想アドレス制御方式 Granted JPS60118952A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58226389A JPS60118952A (ja) 1983-11-30 1983-11-30 仮想アドレス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58226389A JPS60118952A (ja) 1983-11-30 1983-11-30 仮想アドレス制御方式

Publications (2)

Publication Number Publication Date
JPS60118952A true JPS60118952A (ja) 1985-06-26
JPS6341102B2 JPS6341102B2 (enrdf_load_stackoverflow) 1988-08-15

Family

ID=16844354

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58226389A Granted JPS60118952A (ja) 1983-11-30 1983-11-30 仮想アドレス制御方式

Country Status (1)

Country Link
JP (1) JPS60118952A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04163343A (ja) * 1990-10-22 1992-06-08 Kawashima Textile Manuf Ltd 透光性パイル布帛
JPH04200585A (ja) * 1990-11-30 1992-07-21 Kawashima Textile Manuf Ltd 緞帳等屋内装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5782269A (en) * 1980-11-11 1982-05-22 Fujitsu Ltd Tlb control system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5782269A (en) * 1980-11-11 1982-05-22 Fujitsu Ltd Tlb control system

Also Published As

Publication number Publication date
JPS6341102B2 (enrdf_load_stackoverflow) 1988-08-15

Similar Documents

Publication Publication Date Title
US6061773A (en) Virtual memory system with page table space separating a private space and a shared space in a virtual memory
US5123101A (en) Multiple address space mapping technique for shared memory wherein a processor operates a fault handling routine upon a translator miss
JP2833062B2 (ja) キャッシュメモリ制御方法とこのキャッシュメモリ制御方法を用いたプロセッサおよび情報処理装置
US5978892A (en) Virtual memory allocation in a virtual address space having an inaccessible gap
US5761734A (en) Token-based serialisation of instructions in a multiprocessor system
KR100382395B1 (ko) 컴퓨터메모리에정보를기억하는방법및장치
US5873127A (en) Universal PTE backlinks for page table accesses
JP3170301B2 (ja) アドレス変換装置
US5835961A (en) System for non-current page table structure access
US20040064654A1 (en) Method and apparatus including heuristic for sharing TLB entries
US5652853A (en) Multi-zone relocation facility computer memory system
JPH0315211B2 (enrdf_load_stackoverflow)
JPS61141055A (ja) 情報処理装置のアドレス変換方式
JPH0661068B2 (ja) 記憶再配置方法および階層化記憶システム
JPS6376034A (ja) 多重アドレス空間制御方式
JPH10187538A (ja) 仮想アドレス変換資源の共用化の方法及びシステム
JP2930071B2 (ja) 情報処理装置およびプロセッサ
US5375213A (en) Address translation device and method for managing address information using the device
US5497469A (en) Dynamic address translation allowing quick update of the change bit
US5420997A (en) Memory having concurrent read and writing from different addresses
JPS61156445A (ja) Ｔｌｂパ−ジ制御方式
EP0442474B1 (en) Apparatus and method for controlling cache memory
JPS60118952A (ja) 仮想アドレス制御方式
JPS623357A (ja) Ｔｌｂ制御方法
JPS5844263B2 (ja) 記憶制御回路

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees