JPS60117362A - バス制御方式 - Google Patents
バス制御方式Info
- Publication number
- JPS60117362A JPS60117362A JP22561583A JP22561583A JPS60117362A JP S60117362 A JPS60117362 A JP S60117362A JP 22561583 A JP22561583 A JP 22561583A JP 22561583 A JP22561583 A JP 22561583A JP S60117362 A JPS60117362 A JP S60117362A
- Authority
- JP
- Japan
- Prior art keywords
- bus
- line
- tag
- circuit
- bus request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22561583A JPS60117362A (ja) | 1983-11-30 | 1983-11-30 | バス制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22561583A JPS60117362A (ja) | 1983-11-30 | 1983-11-30 | バス制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60117362A true JPS60117362A (ja) | 1985-06-24 |
| JPS648385B2 JPS648385B2 (enExample) | 1989-02-14 |
Family
ID=16832091
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP22561583A Granted JPS60117362A (ja) | 1983-11-30 | 1983-11-30 | バス制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60117362A (enExample) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5057347A (enExample) * | 1973-09-19 | 1975-05-19 | ||
| JPS5463634A (en) * | 1977-10-03 | 1979-05-22 | Nec Corp | Bus controller |
| JPS56140458A (en) * | 1980-04-02 | 1981-11-02 | Fuji Electric Co Ltd | Control system for priority order for common bus use |
| JPS5856124A (ja) * | 1981-09-30 | 1983-04-02 | Toshiba Corp | バス占有優先度制御方式 |
-
1983
- 1983-11-30 JP JP22561583A patent/JPS60117362A/ja active Granted
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5057347A (enExample) * | 1973-09-19 | 1975-05-19 | ||
| JPS5463634A (en) * | 1977-10-03 | 1979-05-22 | Nec Corp | Bus controller |
| JPS56140458A (en) * | 1980-04-02 | 1981-11-02 | Fuji Electric Co Ltd | Control system for priority order for common bus use |
| JPS5856124A (ja) * | 1981-09-30 | 1983-04-02 | Toshiba Corp | バス占有優先度制御方式 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS648385B2 (enExample) | 1989-02-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61109164A (ja) | バス制御方法 | |
| US5469435A (en) | Bus deadlock avoidance during master split-transactions | |
| JPS58500145A (ja) | 割込連結と監視システム | |
| KR20040044366A (ko) | 공유 메모리 데이터 전송장치 | |
| EP0872799A2 (en) | PCI bus System | |
| US4682285A (en) | Universal coupling means | |
| US7062588B2 (en) | Data processing device accessing a memory in response to a request made by an external bus master | |
| US7203781B2 (en) | Bus architecture with primary bus and secondary or slave bus wherein transfer via DMA is in single transfer phase engagement of primary bus | |
| JPS621057A (ja) | 転送制御装置 | |
| US7581049B2 (en) | Bus controller | |
| US6523077B1 (en) | Data processing apparatus and data processing method accessing a plurality of memories in parallel | |
| JPS60117362A (ja) | バス制御方式 | |
| JP4928683B2 (ja) | データ処理装置 | |
| JPH10307788A (ja) | バスブリッジ | |
| JPS61166647A (ja) | マイクロプロセツサ装置およびアドレス可能なメモリから情報を読出すためのアクセス方法 | |
| US7472212B2 (en) | Multi CPU system | |
| JPH09223103A (ja) | 情報処理システム | |
| JP2800764B2 (ja) | データ転送制御方式 | |
| JPH0562384B2 (enExample) | ||
| JPH10283302A (ja) | 複数のプロセッサに接続されたバスにデータを供給する方法およびシステム | |
| JPS63286949A (ja) | バス制御方式 | |
| JPS593775B2 (ja) | バス要求処理装置 | |
| KR960001270B1 (ko) | 리던던시를 갖는 통신제어회로 | |
| JP2884943B2 (ja) | アドレス調停回路 | |
| JPS6153753B2 (enExample) |