JPS60111600U - sample hold circuit - Google Patents

sample hold circuit

Info

Publication number
JPS60111600U
JPS60111600U JP20394683U JP20394683U JPS60111600U JP S60111600 U JPS60111600 U JP S60111600U JP 20394683 U JP20394683 U JP 20394683U JP 20394683 U JP20394683 U JP 20394683U JP S60111600 U JPS60111600 U JP S60111600U
Authority
JP
Japan
Prior art keywords
hold
sample
capacitor
hold circuit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP20394683U
Other languages
Japanese (ja)
Other versions
JPS6316080Y2 (en
Inventor
駿 高木
Original Assignee
横河・ヒユ−レツト・パツカ−ド株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 横河・ヒユ−レツト・パツカ−ド株式会社 filed Critical 横河・ヒユ−レツト・パツカ−ド株式会社
Priority to JP20394683U priority Critical patent/JPS60111600U/en
Publication of JPS60111600U publication Critical patent/JPS60111600U/en
Application granted granted Critical
Publication of JPS6316080Y2 publication Critical patent/JPS6316080Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Picture Signal Circuits (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来のサンプルホールド回路の回路図、第2図
は第1図の回路の動作説明図、第3図は本考案によるサ
ンプルホールド回路の回路図、第4図は第3図の回路の
動作説明図である。 3:スイッチ素子、9:ホールド素子。
Fig. 1 is a circuit diagram of a conventional sample-and-hold circuit, Fig. 2 is an explanatory diagram of the operation of the circuit in Fig. 1, Fig. 3 is a circuit diagram of a sample-and-hold circuit according to the present invention, and Fig. 4 is a circuit diagram of Fig. 3. FIG. 3: Switch element, 9: Hold element.

Claims (4)

【実用新案登録請求の範囲】[Scope of utility model registration request] (1)スイッチ素子とホールド素子とを含み、サンプル
信号により前記スイッチ素子を制御して入力信号をサン
プルホールドする回路において、前記サンプル信号のO
NからOFF、 OFFからONへの両遷移時において
前記ホールド素子に電荷を注入ないし吸収し、前記サン
プル信号から前記スイッチ素子を介して前記ホールド素
子に注入ないし吸収される電荷を補償するようにしたサ
ンプルホールド回路。
(1) In a circuit that includes a switch element and a hold element and samples and holds an input signal by controlling the switch element with a sample signal,
Charge is injected or absorbed into the hold element at both transitions from N to OFF and from OFF to ON, and the charge injected or absorbed from the sample signal into the hold element via the switch element is compensated for. Sample and hold circuit.
(2)前記電荷の注入ないし吸収はサンプル信号をコン
デンサを介して前記ホールド素子へ印加すると共に、前
記サンプル信号を微分回路、検波回路およびコンデンサ
を介して前記ホールド素子へ印加するようにした実用新
案登録請求の範囲第1項記載のサンプルホールド回路。
(2) A utility model in which the charge injection or absorption is performed by applying a sample signal to the hold element via a capacitor, and at the same time applying the sample signal to the hold element via a differentiating circuit, a detection circuit, and a capacitor. A sample and hold circuit according to claim 1.
(3)前記コンデンサは同一コンデンサである実用新案
登録請求の範囲第2項記載のサンプルホールド回路。
(3) The sample and hold circuit according to claim 2, wherein the capacitors are the same capacitor.
(4)前記コンデンサは別個なコンデンサである実用新
案登録請求の範囲第2項記載のサンプルホールド回路。
(4) The sample and hold circuit according to claim 2, wherein the capacitor is a separate capacitor.
JP20394683U 1983-12-28 1983-12-28 sample hold circuit Granted JPS60111600U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20394683U JPS60111600U (en) 1983-12-28 1983-12-28 sample hold circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20394683U JPS60111600U (en) 1983-12-28 1983-12-28 sample hold circuit

Publications (2)

Publication Number Publication Date
JPS60111600U true JPS60111600U (en) 1985-07-29
JPS6316080Y2 JPS6316080Y2 (en) 1988-05-09

Family

ID=30766350

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20394683U Granted JPS60111600U (en) 1983-12-28 1983-12-28 sample hold circuit

Country Status (1)

Country Link
JP (1) JPS60111600U (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5152755A (en) * 1974-11-05 1976-05-10 Hitachi Ltd
JPS58169396A (en) * 1982-03-31 1983-10-05 Hitachi Ltd Sampling holding circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5152755A (en) * 1974-11-05 1976-05-10 Hitachi Ltd
JPS58169396A (en) * 1982-03-31 1983-10-05 Hitachi Ltd Sampling holding circuit

Also Published As

Publication number Publication date
JPS6316080Y2 (en) 1988-05-09

Similar Documents

Publication Publication Date Title
JPS60111600U (en) sample hold circuit
JPS6140800U (en) Sample/hold circuit
JPS60192572U (en) In-vehicle video receiving device
JPS58150194U (en) Sensor information reading circuit
JPS5953541U (en) magnetic recording and reproducing device
JPS5974540U (en) Recording mute method
JPS5936042U (en) video tape recorder
JPS5961667U (en) DC component regeneration circuit
JPS6076413U (en) Oscillation circuit output control circuit
JPS58191769U (en) Synchronous signal switching circuit
JPS60192695U (en) Digital servo motor control device
JPS6030679U (en) dropout compensation circuit
JPS59134972U (en) signal transmission circuit
JPS603958U (en) Record player cue standby
JPS5883832U (en) sampling circuit
JPS60116527U (en) timer
JPS6022056U (en) Border device
JPS5929834U (en) tuner meter control device
JPS5923457U (en) Vehicle wiper drive control circuit
JPS58141667U (en) antenna switching circuit
JPS58127765U (en) Image signal sampling pulse generation circuit
JPS58166300U (en) Step motor position detection circuit
JPS5847171U (en) Response speed switching circuit for conversion amplifier circuit
JPS6123769U (en) Synchronous separation circuit
JPS6032833U (en) receiving device