JPS60110026A - 論理回路 - Google Patents

論理回路

Info

Publication number
JPS60110026A
JPS60110026A JP58217722A JP21772283A JPS60110026A JP S60110026 A JPS60110026 A JP S60110026A JP 58217722 A JP58217722 A JP 58217722A JP 21772283 A JP21772283 A JP 21772283A JP S60110026 A JPS60110026 A JP S60110026A
Authority
JP
Japan
Prior art keywords
register
clock
circuit
timing
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58217722A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0516603B2 (enrdf_load_stackoverflow
Inventor
Yoshimune Hagiwara
萩原　吉宗
Hideo Nakamura
英夫 中村
Katsuaki Takagi
高木　克明
Yoshiki Noguchi
孝樹 野口
Tadahiko Nishimukai
西向井　忠彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58217722A priority Critical patent/JPS60110026A/ja
Publication of JPS60110026A publication Critical patent/JPS60110026A/ja
Publication of JPH0516603B2 publication Critical patent/JPH0516603B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
    • H03K5/1565—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern the output pulses having a constant duty cycle

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
JP58217722A 1983-11-21 1983-11-21 論理回路 Granted JPS60110026A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58217722A JPS60110026A (ja) 1983-11-21 1983-11-21 論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58217722A JPS60110026A (ja) 1983-11-21 1983-11-21 論理回路

Publications (2)

Publication Number Publication Date
JPS60110026A true JPS60110026A (ja) 1985-06-15
JPH0516603B2 JPH0516603B2 (enrdf_load_stackoverflow) 1993-03-04

Family

ID=16708709

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58217722A Granted JPS60110026A (ja) 1983-11-21 1983-11-21 論理回路

Country Status (1)

Country Link
JP (1) JPS60110026A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS647227A (en) * 1987-06-02 1989-01-11 Itt Ind Gmbh Deutsche Central processor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS647227A (en) * 1987-06-02 1989-01-11 Itt Ind Gmbh Deutsche Central processor

Also Published As

Publication number Publication date
JPH0516603B2 (enrdf_load_stackoverflow) 1993-03-04

Similar Documents

Publication Publication Date Title
US5955905A (en) Signal generator with synchronous mirror delay circuit
US5517136A (en) Opportunistic time-borrowing domino logic
JP3495324B2 (ja) サイクル独立なデータ対エコー・クロック追跡回路
US6201415B1 (en) Latched time borrowing domino circuit
US20060044925A1 (en) Limited output address register technique providing selectively variable write latency in DDR2 (double data rate two) integrated circuit memory devices
US10551869B2 (en) Clock skewing strategy to reduce dynamic power and eliminate hold-time violations in synchronous digital VLSI designs
US6346828B1 (en) Method and apparatus for pulsed clock tri-state control
JPH08509084A (ja) 逐次クロック式ドミノ論理セル
JP2003501935A (ja) 四相クロック構成用シングルレール・ドミノロジック
JPH11312027A (ja) 半導体装置及びその設計方法
US6891399B2 (en) Variable pulse width and pulse separation clock generator
JPS62146008A (ja) 選択回路
JP3272754B2 (ja) タイミングシステム
US5504441A (en) Two-phase overlapping clocking technique for digital dynamic circuits
JP2002055732A (ja) デスキュー回路を有するクロック生成器
JPS60110026A (ja) 論理回路
JPH0784756A (ja) 自己同期型半導体集積回路装置
US20070086250A1 (en) Measure control delay and method having latching circuit integral with delay circuit
US6922082B2 (en) Select logic for low voltage swing circuits
US4244028A (en) Digital microprocessor having a time-shared adder
JP3535243B2 (ja) データ転送制御用クロック同期ｃ素子群
US7380153B2 (en) Micropipeline stage controller and control scheme
US6737888B1 (en) Method for skipping a latch in timing-sensitive dynamic circuits of a multi-clocked system with unspecific underlap requirement
JPH0828834B2 (ja) 信号処理装置
JPH05100844A (ja) マイクロ・プロセツサのプログラムウエイト制御回路