JPS60103638A - 半導体論理集積装置 - Google Patents

半導体論理集積装置

Info

Publication number
JPS60103638A
JPS60103638A JP58211782A JP21178283A JPS60103638A JP S60103638 A JPS60103638 A JP S60103638A JP 58211782 A JP58211782 A JP 58211782A JP 21178283 A JP21178283 A JP 21178283A JP S60103638 A JPS60103638 A JP S60103638A
Authority
JP
Japan
Prior art keywords
circuit section
circuit
oscillation
logic integrated
integrated device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58211782A
Other languages
English (en)
Japanese (ja)
Other versions
JPS647507B2 (en:Method
Inventor
Masakazu Kaga
加賀　雅和
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP58211782A priority Critical patent/JPS60103638A/ja
Publication of JPS60103638A publication Critical patent/JPS60103638A/ja
Publication of JPS647507B2 publication Critical patent/JPS647507B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H10P74/00—

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP58211782A 1983-11-11 1983-11-11 半導体論理集積装置 Granted JPS60103638A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58211782A JPS60103638A (ja) 1983-11-11 1983-11-11 半導体論理集積装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58211782A JPS60103638A (ja) 1983-11-11 1983-11-11 半導体論理集積装置

Publications (2)

Publication Number Publication Date
JPS60103638A true JPS60103638A (ja) 1985-06-07
JPS647507B2 JPS647507B2 (en:Method) 1989-02-09

Family

ID=16611506

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58211782A Granted JPS60103638A (ja) 1983-11-11 1983-11-11 半導体論理集積装置

Country Status (1)

Country Link
JP (1) JPS60103638A (en:Method)

Also Published As

Publication number Publication date
JPS647507B2 (en:Method) 1989-02-09

Similar Documents

Publication Publication Date Title
US3783254A (en) Level sensitive logic system
US6701491B1 (en) Input/output probing apparatus and input/output probing method using the same, and mixed emulation/simulation method based on it
US4293919A (en) Level sensitive scan design (LSSD) system
US5173904A (en) Logic circuits systems, and methods having individually testable logic modules
US6717433B2 (en) Reconfigurable integrated circuit with integrated debugging facilities and scalable programmable interconnect
US4635261A (en) On chip test system for configurable gate arrays
JP2626920B2 (ja) スキャンテスト回路およびそれを用いた半導体集積回路装置
US4860290A (en) Logic circuit having individually testable logic modules
US6223313B1 (en) Method and apparatus for controlling and observing data in a logic block-based asic
JPH02181676A (ja) 境界走査試験セル
JPS5832780B2 (ja) テスト可能な大規模集積回路チップ
JPH0697244A (ja) 集積回路チップの相互接続検査方法
US7013415B1 (en) IC with internal interface switch for testability
US5027355A (en) Logic circuit and design method for improved testability
JP2632731B2 (ja) 集積回路装置
JP3247937B2 (ja) 論理集積回路
US8117579B2 (en) LSSD compatibility for GSD unified global clock buffers
JPS6134174B2 (en:Method)
JPH0572290A (ja) 半導体集積回路
Shteingart et al. RTG: Automatic register level test generator
JPS60103638A (ja) 半導体論理集積装置
US6530051B1 (en) Method and apparatus for an easy identification of a state of a DRAM generator controller
JP3695768B2 (ja) テスト回路の検証方法
JPS59119443A (ja) 論理回路
JPS59211146A (ja) スキヤンイン方法