JPS60100825A - オ−ルゼロの検出回路 - Google Patents

オ−ルゼロの検出回路

Info

Publication number
JPS60100825A
JPS60100825A JP20939083A JP20939083A JPS60100825A JP S60100825 A JPS60100825 A JP S60100825A JP 20939083 A JP20939083 A JP 20939083A JP 20939083 A JP20939083 A JP 20939083A JP S60100825 A JPS60100825 A JP S60100825A
Authority
JP
Japan
Prior art keywords
shift register
logical sum
clock signal
output
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP20939083A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0457130B2 (cs
Inventor
Teruo Yoshino
吉野　輝夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Toshiba Electronic Device Solutions Corp
Original Assignee
Toshiba Corp
Toshiba Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Toshiba Microelectronics Corp filed Critical Toshiba Corp
Priority to JP20939083A priority Critical patent/JPS60100825A/ja
Publication of JPS60100825A publication Critical patent/JPS60100825A/ja
Publication of JPH0457130B2 publication Critical patent/JPH0457130B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Logic Circuits (AREA)
JP20939083A 1983-11-08 1983-11-08 オ−ルゼロの検出回路 Granted JPS60100825A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20939083A JPS60100825A (ja) 1983-11-08 1983-11-08 オ−ルゼロの検出回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20939083A JPS60100825A (ja) 1983-11-08 1983-11-08 オ−ルゼロの検出回路

Publications (2)

Publication Number Publication Date
JPS60100825A true JPS60100825A (ja) 1985-06-04
JPH0457130B2 JPH0457130B2 (cs) 1992-09-10

Family

ID=16572107

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20939083A Granted JPS60100825A (ja) 1983-11-08 1983-11-08 オ−ルゼロの検出回路

Country Status (1)

Country Link
JP (1) JPS60100825A (cs)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0661814A1 (en) * 1993-12-28 1995-07-05 STMicroelectronics S.r.l. End-of-count detecting device, particularly for nonvolatile memories

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0661814A1 (en) * 1993-12-28 1995-07-05 STMicroelectronics S.r.l. End-of-count detecting device, particularly for nonvolatile memories
US5594703A (en) * 1993-12-28 1997-01-14 Sgs-Thomson Microelectronics S.R.L. End-of-count detecting device for nonvolatile memories

Also Published As

Publication number Publication date
JPH0457130B2 (cs) 1992-09-10

Similar Documents

Publication Publication Date Title
US6201415B1 (en) Latched time borrowing domino circuit
US3296426A (en) Computing device
JP3827947B2 (ja) クロック異常検出装置
US6507230B1 (en) Clock generator having a deskewer
US4160154A (en) High speed multiple event timer
US3290511A (en) High speed asynchronous computer
JPS60100825A (ja) オ−ルゼロの検出回路
CN111030687B (zh) 基于快速全加器的全数字锁相环及锁相控制方法
US3745315A (en) Ripple-through counters having minimum output propagation delay times
US3671960A (en) Four phase encoder system for three frequency modulation
Tan et al. Self-timed precharge latch
SU1597880A1 (ru) Накапливающий сумматор
US7461305B1 (en) System and method for detecting and preventing race condition in circuits
JP2643470B2 (ja) 同期カウンタ
SU920710A1 (ru) Сумматор последовательного действи
SU1598171A1 (ru) Четырехразр дный двоичный счетчик
JPH0683066B2 (ja) カウンタ回路
SU1116426A1 (ru) Устройство дл поиска чисел в заданном диапазоне
JPS62252214A (ja) 診断回路付非同期式カウンタ回路
CN114995781A (zh) 一种基于分时复用全加器的串行加法器及其运算方法
JPS6358287A (ja) 時間計測回路
JP3312391B2 (ja) ｎ並列データのｍ回連続一致検出回路
JPS62126717A (ja) 直並列変換回路
SU262168A1 (ru) Устройство для получения разности частот двух сигналов
SU896616A1 (ru) Устройство дл взаимной нормализации двоичных чисел