JPS5996627U - Data event measurement device - Google Patents
Data event measurement deviceInfo
- Publication number
- JPS5996627U JPS5996627U JP18137283U JP18137283U JPS5996627U JP S5996627 U JPS5996627 U JP S5996627U JP 18137283 U JP18137283 U JP 18137283U JP 18137283 U JP18137283 U JP 18137283U JP S5996627 U JPS5996627 U JP S5996627U
- Authority
- JP
- Japan
- Prior art keywords
- data
- measured
- measuring
- enabling signal
- data holding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Arrangements For Transmission Of Measured Signals (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は淀来のデータの事象測定装置の説明図、糖２図
イは本考案の一実施例構成を示し、第２図用まそのカウ
ンタの動作状態説明図、第３図は、第２図イに示す本考
案の一実施例構成の動作説明図、第４図は本考案の他の
実施例、第５図はその動作説明図である。
゛ 図中、１は命令レジスタ、２はストローブレジ−
゛ズタ、３はデータ保持用レジスタ、４は測定機器、５
はＤフリップフロップ、６はＪ−にフリップ７０ツブ、
７ｉ−カウンタ、８は設定回路、９はアンド 一
回路、１０−１乃至１０−３はデータ保持用レジ −
スタ、ｊ ｉ−１乃至１１−３は測定機器、１２は −
カウンタ、１３−１乃至１３−３は制御回路、１４．１
５はアンド回路、１６はＪ、にフリツプフ ゛ロッゾ、
１７は遅延回路、１８はシフトレジスタ、１９はアンド
回路をそれぞれ示す。Fig. 1 is an explanatory diagram of Yodorai's data event measuring device, Fig. 2 A shows the configuration of an embodiment of the present invention, Fig. 2 is an explanatory diagram of the operating state of the counter, and Fig. 3 is FIG. 2A is an explanatory diagram of the operation of one embodiment of the present invention, FIG. 4 is an explanatory diagram of another embodiment of the present invention, and FIG. 5 is an explanatory diagram of the operation thereof.゛ In the figure, 1 is the instruction register and 2 is the strobe register.
゛Zuta, 3 is a data holding register, 4 is a measuring device, 5
is a D flip-flop, 6 is a flip 70 tube to J-,
7i-counter, 8 is a setting circuit, 9 is an AND circuit, 10-1 to 10-3 are data holding registers.
j i-1 to 11-3 are measuring instruments, 12 is -
Counter, 13-1 to 13-3 are control circuits, 14.1
5 is an AND circuit, 16 is a J, and a flip flop.
17 is a delay circuit, 18 is a shift register, and 19 is an AND circuit.
Claims (1)
するデータ保持部と該データ保持部に保持されたデータ
を測定する測定手段を有するデータの事象測定装置にお
いて、被測定データとともに伝達されるストローブ信号
により被測定□ データを一時保持するデータ保持手
段と、該データ保持手段の内容を所定の周期で測定する
データ測定手段と、上記ストローブ信号から第１所定時
間後に上記所定周期の測定起動信号を有効化する有効化
信号を出力する有効化信号発生部と、該有効化信号が発
生してから第２所定時間後上記有効化信号を消滅させる
有効化信号消滅手段を有するとともに上記第２所定時間
は上、記所定の周期より短かいものとしたことを特徴と
するデータの事象測定装置。 ２ 上記データ保持手段を複数個並列的に接続し、これ
を順次制御することにより被測定データを上記データ保
持手段に順次保持させ、この保持された被測定データを
上記データ測定手段により測定したことを特徴とする実
用新案登録請求の範囲第１項記載のデータの事象測定装
置。[Claims for Utility Model Registration] 1. A data event measuring device that has a data holding unit that temporarily holds data to be measured whose event is measured, and a measuring means that measures the data held in the data holding unit. a data holding means for temporarily holding the data to be measured by a strobe signal transmitted together with the data to be measured; a data measuring means for measuring the contents of the data holding means at a predetermined cycle; an enabling signal generator that outputs an enabling signal that validates the measurement activation signal of the predetermined period after a time; and an enabling signal that causes the enabling signal to disappear a second predetermined time after the enabling signal is generated; What is claimed is: 1. A data event measuring device characterized in that said second predetermined period of time is shorter than said predetermined cycle, and further includes an extinguishing means. 2. Connecting a plurality of the data holding means in parallel and sequentially controlling the data holding means to sequentially hold the data to be measured in the data holding means, and measuring the held data to be measured by the data measuring means. A data event measuring device according to claim 1 of the utility model registration claim, characterized in that:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18137283U JPS5933079Y2 (en) | 1983-11-24 | 1983-11-24 | Data event measurement device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18137283U JPS5933079Y2 (en) | 1983-11-24 | 1983-11-24 | Data event measurement device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5996627U true JPS5996627U (en) | 1984-06-30 |
| JPS5933079Y2 JPS5933079Y2 (en) | 1984-09-14 |
Family
ID=30393039
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18137283U Expired JPS5933079Y2 (en) | 1983-11-24 | 1983-11-24 | Data event measurement device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5933079Y2 (en) |
-
1983
- 1983-11-24 JP JP18137283U patent/JPS5933079Y2/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5933079Y2 (en) | 1984-09-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS60136547U (en) | counter | |
| JPS5996627U (en) | Data event measurement device | |
| JPS60139280U (en) | pulse monitoring device | |
| JPS59166177U (en) | Pulse interval measuring device | |
| JPS59128514U (en) | Overspeed detection circuit for measuring equipment | |
| JPH0733179Y2 (en) | Reset circuit for digital circuit test | |
| JPS60174947U (en) | input/output control device | |
| JPS6095653U (en) | data bus control device | |
| JPS6121994U (en) | Signal delay time measurement circuit | |
| JPS60173862U (en) | signal measurement device | |
| JPS643959U (en) | ||
| JPS6015657U (en) | conductivity meter | |
| JPS6013493U (en) | rate measuring device | |
| JPS5945575U (en) | Logic circuit package testing equipment | |
| JPS5847944U (en) | microprocessor analyzer | |
| JPS58159097U (en) | telemetry device | |
| JPS58183557U (en) | Program execution time measuring device | |
| JPS5925927U (en) | Duty cycle control device | |
| JPS5821883U (en) | signal generator | |
| JPS6061662U (en) | maximum demand power meter | |
| JPS6132971U (en) | Testability circuit | |
| JPS586435U (en) | Multiphase generation circuit | |
| JPS60135869U (en) | Interleaving RAM read/write pulse generation circuit | |
| JPS6095510U (en) | Measuring device with measuring range switching | |
| JPH0174567U (en) |