JPS5991730A - 安定化カウント回路 - Google Patents
安定化カウント回路Info
- Publication number
- JPS5991730A JPS5991730A JP20113582A JP20113582A JPS5991730A JP S5991730 A JPS5991730 A JP S5991730A JP 20113582 A JP20113582 A JP 20113582A JP 20113582 A JP20113582 A JP 20113582A JP S5991730 A JPS5991730 A JP S5991730A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output
- counter
- input
- clear
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000000087 stabilizing effect Effects 0.000 claims description 2
- 230000010363 phase shift Effects 0.000 abstract description 3
- 230000007257 malfunction Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/38—Starting, stopping or resetting the counter
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20113582A JPS5991730A (ja) | 1982-11-18 | 1982-11-18 | 安定化カウント回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20113582A JPS5991730A (ja) | 1982-11-18 | 1982-11-18 | 安定化カウント回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5991730A true JPS5991730A (ja) | 1984-05-26 |
JPS6366455B2 JPS6366455B2 (enrdf_load_stackoverflow) | 1988-12-20 |
Family
ID=16435980
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20113582A Granted JPS5991730A (ja) | 1982-11-18 | 1982-11-18 | 安定化カウント回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5991730A (enrdf_load_stackoverflow) |
-
1982
- 1982-11-18 JP JP20113582A patent/JPS5991730A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6366455B2 (enrdf_load_stackoverflow) | 1988-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3989960A (en) | Chattering preventive circuit | |
JPS56127908A (en) | Wrong-correction preventing system for digital signal reproducer | |
JPS5991730A (ja) | 安定化カウント回路 | |
JPH01144738A (ja) | ウインドウ法同期保護回路 | |
JPS62176320A (ja) | 半導体集積回路用入力回路 | |
JPS6076807A (ja) | クロツク整形回路 | |
JPH0227401A (ja) | オフセット制御回路 | |
JPH05218824A (ja) | パルス幅補正回路 | |
JPS6347083Y2 (enrdf_load_stackoverflow) | ||
JP2638337B2 (ja) | エラーカウンタ回路 | |
JPH03227120A (ja) | カウンタ回路 | |
JPS6233394Y2 (enrdf_load_stackoverflow) | ||
SU869055A1 (ru) | Делитель частоты | |
SU982198A1 (ru) | Реверсивный счетчик | |
JPS6376047A (ja) | マイクロプロセツサのモ−ド切替回路 | |
JPH0222567A (ja) | デューティ検出回路 | |
JPS58138145A (ja) | Pcm信号受信機におけるクロツクパルス発生回路 | |
JPS6387815A (ja) | 雑音除去回路 | |
JPS6359017A (ja) | パルス発生回路 | |
JPS639686B2 (enrdf_load_stackoverflow) | ||
JPS59100817A (ja) | エンコ−ダパルス処理回路 | |
JPS61230514A (ja) | パルス除去回路 | |
JPS5835472A (ja) | 双方向性デジタル表示駆動回路 | |
JPH02170616A (ja) | 論理集積回路 | |
JPS6395382A (ja) | 可変ビジ−信号発生回路 |