JPS5991727A - 3接合電流注入型ジヨセフソン論理回路 - Google Patents
3接合電流注入型ジヨセフソン論理回路Info
- Publication number
- JPS5991727A JPS5991727A JP57201211A JP20121182A JPS5991727A JP S5991727 A JPS5991727 A JP S5991727A JP 57201211 A JP57201211 A JP 57201211A JP 20121182 A JP20121182 A JP 20121182A JP S5991727 A JPS5991727 A JP S5991727A
- Authority
- JP
- Japan
- Prior art keywords
- resistor
- junction
- josephson
- josephson junction
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000002347 injection Methods 0.000 claims description 3
- 239000007924 injection Substances 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 8
- 230000005641 tunneling Effects 0.000 description 3
- 238000002955 isolation Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/195—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices
- H03K19/1954—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices with injection of the control current
- H03K19/1956—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices with injection of the control current using an inductorless circuit
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Superconductor Devices And Manufacturing Methods Thereof (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57201211A JPS5991727A (ja) | 1982-11-18 | 1982-11-18 | 3接合電流注入型ジヨセフソン論理回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57201211A JPS5991727A (ja) | 1982-11-18 | 1982-11-18 | 3接合電流注入型ジヨセフソン論理回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5991727A true JPS5991727A (ja) | 1984-05-26 |
JPS64851B2 JPS64851B2 (enrdf_load_stackoverflow) | 1989-01-09 |
Family
ID=16437187
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57201211A Granted JPS5991727A (ja) | 1982-11-18 | 1982-11-18 | 3接合電流注入型ジヨセフソン論理回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5991727A (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59188235A (ja) * | 1983-04-11 | 1984-10-25 | Nec Corp | ジヨセフソン効果を用いた電流注入型論理ゲ−ト回路 |
US5233243A (en) * | 1991-08-14 | 1993-08-03 | Westinghouse Electric Corp. | Superconducting push-pull flux quantum logic circuits |
-
1982
- 1982-11-18 JP JP57201211A patent/JPS5991727A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59188235A (ja) * | 1983-04-11 | 1984-10-25 | Nec Corp | ジヨセフソン効果を用いた電流注入型論理ゲ−ト回路 |
US5233243A (en) * | 1991-08-14 | 1993-08-03 | Westinghouse Electric Corp. | Superconducting push-pull flux quantum logic circuits |
Also Published As
Publication number | Publication date |
---|---|
JPS64851B2 (enrdf_load_stackoverflow) | 1989-01-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR920009719B1 (ko) | 스위칭 회로 | |
KR900003070B1 (ko) | 논리회로 | |
US6144221A (en) | Voltage tolerant interface circuit | |
JPS61283092A (ja) | リセツトあるいはセツト付記憶回路を有した半導体集積回路 | |
EP0270219A2 (en) | Reduced parallel EXCLUSIVE OR and EXCLUSIVE NOR gate | |
US6608515B2 (en) | Bus agent utilizing dynamic biasing circuitry to translate a signal to a core voltage level | |
JPS5991727A (ja) | 3接合電流注入型ジヨセフソン論理回路 | |
JP3400294B2 (ja) | プル・アップ回路及び半導体装置 | |
JPH01149448A (ja) | 集積ディジタル回路 | |
US5075577A (en) | Tristate output circuit with input protection | |
CN112234975A (zh) | 耐高压的输入输出电路 | |
JPS5928296B2 (ja) | 電流スイツチ論理回路 | |
JPS5840945U (ja) | 3ジヨセフソン接合直結形分離回路 | |
US5323063A (en) | Buffer circuit | |
EP0138126A2 (en) | Logic circuit with low power structure | |
CN119758854B (zh) | 一种星载sar载荷pd控制电路 | |
US6415429B1 (en) | Field programmable analogue processor | |
GB907656A (en) | Tunnel diode logic circuit | |
WO1998042075A1 (en) | Free inverter circuit | |
JP2739785B2 (ja) | テスト信号入力回路 | |
JPS61273615A (ja) | 電源端子逆接続による装置破壊防止回路 | |
CN111509693B (zh) | 切换装置与漏电控制方法 | |
JPS64852B2 (enrdf_load_stackoverflow) | ||
SU849502A1 (ru) | Устройство согласовани | |
JPH03229514A (ja) | 電流切り替え型差動論理回路 |