JPS5984502A - Method of forming thin film resistance pattern - Google Patents

Method of forming thin film resistance pattern

Info

Publication number
JPS5984502A
JPS5984502A JP57195488A JP19548882A JPS5984502A JP S5984502 A JPS5984502 A JP S5984502A JP 57195488 A JP57195488 A JP 57195488A JP 19548882 A JP19548882 A JP 19548882A JP S5984502 A JPS5984502 A JP S5984502A
Authority
JP
Japan
Prior art keywords
pattern
thin film
resistor
etching
heat
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57195488A
Other languages
Japanese (ja)
Other versions
JPS6313323B2 (en
Inventor
秀範 江川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP57195488A priority Critical patent/JPS5984502A/en
Publication of JPS5984502A publication Critical patent/JPS5984502A/en
Publication of JPS6313323B2 publication Critical patent/JPS6313323B2/ja
Granted legal-status Critical Current

Links

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 本発明は、混成集積回路に係シ、特に信頼性の優れた高
品質な薄膜抵抗パターンの形成方法に関するものである
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a hybrid integrated circuit, and particularly to a method for forming a highly reliable and high quality thin film resistor pattern.

従来、例えは、タンタル薄膜回路の製造方法は、絶縁基
板上に抵抗体用タンタル層及び導体用チタン又はニクロ
ム・パラジウム・金層をスノ(ツタ法によシ順次被着さ
せ、次に該金属層を7オトレジスト処理及び湿式エツチ
ング技術によシ1段階的選択処理し、所望とする導体パ
ターン及び抵抗パターンを形成し、最終的に該抵抗パタ
ーンをレーザートリミング又は、陽極化成法で所望とす
る抵抗値に調節することによシ、薄膜回路を製造する。
Conventionally, for example, the manufacturing method for tantalum thin film circuits involves sequentially depositing a tantalum layer for resistors and titanium or nichrome/palladium/gold layers for conductors on an insulating substrate by the vine method, and then depositing the metal on an insulating substrate. The layers are selectively processed in one step by photoresist treatment and wet etching techniques to form the desired conductor pattern and resistor pattern, and finally the resistor pattern is laser trimmed or anodized to form the desired resistor. By adjusting the value, thin film circuits are manufactured.

しかしながら、上記の製造方法によれば、湿式エツチン
グ液グよ避りることか困難なサイドエッチの問題があシ
、かなシのパターン精度を左右する。
However, according to the above manufacturing method, the problem of side etching, which is more difficult to avoid than with a wet etching solution, affects the pattern accuracy of the pattern.

しかも、抵抗パターンの導体部に直接つながる部分で特
にサイドエッチの進行が顕著となる現象があシ、均一な
パターンを形成するのが非常に困難となる。
Moreover, there is a phenomenon in which side etching progresses particularly in the portion directly connected to the conductor portion of the resistor pattern, making it extremely difficult to form a uniform pattern.

この現象は主にエツチング液浸漬時に生じ、その要因は
エツチングの反応に係る熱量の流れにある。すなわち、
:r:ッチング液の温度を上げて、反応速度が増すよう
な場合反応は吸熱型であり、常温のエツチングでは、反
応部が周囲から、熱を奪いながら反応を持続するという
形をとるため、該抵抗体中でより多くの熱量を獲得でき
た部分は、それだけ反応量も多く、サイドエッチが顕著
となる。金属パターン部はレジストとセラミック基板に
よシ挾まれているだめ、厚さ方向には熱は流れに<<、
従って、エツチング液浸漬中、基板り出直後からの熱の
移動は、該金属パターン部に沿って起こる。その際導体
部下のタンタル膜のサイドエッチは、互いの密着性が良
いために抵抗レジスト下のタンタル膜のサイドエッチに
比[7て& (Aiかしか進行ぜす、よって、該導体部
から該抵抗体部へパターンに沿った1次元的な温度傾斜
とそれに伴う熱量の流れを生ずる。その結果、該抵抗パ
ターン中で導体部と直接つながる部分が特に熱りを多く
消費し、よってサイドエッチが顕著となる。
This phenomenon mainly occurs during immersion in an etching solution, and the cause is the flow of heat related to the etching reaction. That is,
:r: When the temperature of the etching solution is raised to increase the reaction rate, the reaction is endothermic; in etching at room temperature, the reaction part continues the reaction while absorbing heat from its surroundings; The portion of the resistor that can acquire a larger amount of heat has a correspondingly larger amount of reaction, and side etching becomes more pronounced. Since the metal pattern part is sandwiched between the resist and the ceramic substrate, heat flows in the thickness direction.
Therefore, during immersion in the etching solution, heat transfer occurs immediately after the substrate is ejected along the metal pattern portion. At this time, the side etch of the tantalum film under the conductor has good adhesion to the other, so compared to the side etch of the tantalum film under the resistive resist, only the side etch of the tantalum film under the conductor progresses. A one-dimensional temperature gradient along the pattern and the accompanying flow of heat are generated to the resistor pattern.As a result, the portion of the resistor pattern that is directly connected to the conductor consumes a particularly large amount of heat, resulting in side etching. It becomes noticeable.

最悪、該パターンの断線不良が生じ、また、該抵抗パタ
ーン幅のバラツキによる抵抗値初期不良の多発で、レー
ザトリミング又、は、陽極化成への彩管も無ネ兄でき々
い。
In the worst case, disconnection failures occur in the pattern, and initial resistance value failures occur frequently due to variations in the resistor pattern width, making it impossible to perform laser trimming or color tubes for anodization.

本発明の目的は、上記形成方法の欠点を是正した新しい
薄膜抵抗パターンの形成方法を提供することにある。
SUMMARY OF THE INVENTION An object of the present invention is to provide a new method for forming a thin film resistor pattern that corrects the drawbacks of the above-mentioned forming methods.

即ち、抵抗パターンダンベル部の形状を該抵抗パターン
が接続する導体パターンの周辺部に沿い20μ程度の一
定幅で引き伸ばした形とすることで、該導体パターン周
辺ダンベル部でのサイドエッチが該抵抗パターンのサイ
ドエッチと同時に進行するようにし、抵抗パターンへの
集中的な熱量の流入を防止する方式を用いた薄膜抵抗パ
ターンの形成パターンの形成方法である。
That is, by making the shape of the resistor pattern dumbbell part elongated along the periphery of the conductor pattern to which the resistor pattern is connected by a constant width of about 20 μm, the side etching at the dumbbell part around the conductor pattern is similar to that of the resistor pattern. This is a method for forming a thin film resistor pattern using a method in which side etching proceeds simultaneously with side etching to prevent concentrated heat from flowing into the resistor pattern.

以下、実施例に基き詳細に説明する。第1図は、従来型
の場合に於けるエツチング後の抵抗パターンであシ、第
2図は、本発明による改良型の場合に於けるエツチング
後の抵抗パターンである。従来型の場合、絶縁基板1上
に形成された抵抗パターン2の形状は導体パターン3に
近づくに従い細くなっている(第1図)。それに対し、
改良型の場合は、ダンベル部でのサイドエッチによる熱
量の消費が該抵抗パターン2′への集中的な熱量の流れ
を抑制し、従来型のパターンで見られたような細シは改
良型のパターンの場合には全く見られなかった(第2図
)。
Hereinafter, a detailed explanation will be given based on examples. FIG. 1 shows the resistance pattern after etching in the case of the conventional type, and FIG. 2 shows the resistance pattern after etching in the case of the improved type according to the present invention. In the case of the conventional type, the shape of the resistance pattern 2 formed on the insulating substrate 1 becomes thinner as it approaches the conductor pattern 3 (FIG. 1). For it,
In the case of the improved type, heat consumption due to side etching at the dumbbell portion suppresses the concentrated flow of heat to the resistor pattern 2', and the thin wrinkles seen in the conventional pattern are due to the improved type. No pattern was observed at all (Figure 2).

以上の如く、本発明によれば、エツチング液浸漬的に於
ける部分的なサイドエッチの進行が著しく改善され、均
一なパターンを得ることができ。
As described above, according to the present invention, the progress of partial side etching during immersion in an etching solution is significantly improved, and a uniform pattern can be obtained.

商品質の薄膜抵抗回路の製造が可能となった。It has become possible to manufacture commercial quality thin film resistor circuits.

又、反応が吸熱型の場合に限らず、発熱型の場合であっ
ても熱の流れは逆方向となるが、原理的には同様の現象
が起る。即ち、サイドエッチの部分的進行の1つとして
反応に係る熱の交換性をも問題にせねばならないという
一般的解釈が可能である。故に1本発明はタンタル薄膜
抵抗パターンのみに限らず、熱交換性の観点から眺めて
、それと等価な状況にある他金属抵抗パターン、例えば
チタン・ニクロム等のエツチングの際にも同様に適用し
得るものである。
Furthermore, not only when the reaction is endothermic, but also when the reaction is exothermic, the flow of heat is in the opposite direction, but the same phenomenon occurs in principle. That is, it can be generally interpreted that the heat exchangeability of the reaction must be considered as one of the partial progresses of side etching. Therefore, the present invention is not limited to tantalum thin film resistor patterns, but can be similarly applied to other metal resistor patterns in equivalent situations from the viewpoint of heat exchange performance, such as etching titanium, nichrome, etc. It is something.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、従来型抵抗パターンのエツチング径の形状を
示す平面図であ、)、第2図は1本発BAKよる改良型
抵抗パターンの亜ツチング後の形状ヲ示す平面図である
。 尚、図において、1.1’・・・・・・セラミック基板
、2.2′・・・・・・メンタル膜抵抗パターン、3.
3’・・・・・・チタン又はニクロム・パラジウム・金
構成膜導体部である。
FIG. 1 is a plan view showing the etched diameter shape of a conventional resistor pattern, and FIG. 2 is a plan view showing the shape of an improved resistor pattern after subetching using a single BAK. In the figure, 1.1'...ceramic substrate, 2.2'...mental film resistance pattern, 3.
3'...Titanium or nichrome/palladium/gold composition film conductor part.

Claims (1)

【特許請求の範囲】[Claims] 絶縁基板上に生成した導電性金属薄膜をフォトレジスト
処理及び湿式エツチング処理により所望とする薄膜抵抗
パターンを形成する工程に於いて、抵抗ダンベル部を導
体パターン周辺部に沿って広げた形状とすることを特徴
とした薄膜抵抗ノくターンの形成方法。
In the process of forming a desired thin film resistor pattern by photoresist treatment and wet etching treatment of the conductive metal thin film formed on the insulating substrate, the resistor dumbbell portion is shaped to expand along the periphery of the conductor pattern. A method for forming thin film resistor turns featuring:
JP57195488A 1982-11-08 1982-11-08 Method of forming thin film resistance pattern Granted JPS5984502A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57195488A JPS5984502A (en) 1982-11-08 1982-11-08 Method of forming thin film resistance pattern

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57195488A JPS5984502A (en) 1982-11-08 1982-11-08 Method of forming thin film resistance pattern

Publications (2)

Publication Number Publication Date
JPS5984502A true JPS5984502A (en) 1984-05-16
JPS6313323B2 JPS6313323B2 (en) 1988-03-25

Family

ID=16341915

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57195488A Granted JPS5984502A (en) 1982-11-08 1982-11-08 Method of forming thin film resistance pattern

Country Status (1)

Country Link
JP (1) JPS5984502A (en)

Also Published As

Publication number Publication date
JPS6313323B2 (en) 1988-03-25

Similar Documents

Publication Publication Date Title
JP2763715B2 (en) Printed circuit manufacturing method and apparatus used therefor
JPS61188902A (en) Chip resistor and manufacture thereof
JPS5984502A (en) Method of forming thin film resistance pattern
JPH0227835B2 (en)
JP4112907B2 (en) Resistance element and manufacturing method thereof
JPH0380410A (en) Thin-film magnetic head and production thereof
JPH0245996A (en) Manufacture of hybrid integrated circuit
JPS59114855A (en) Formation of thin film resistor pattern
JPS5864616A (en) Manufacture of thin film magnetic head
JPS5941872B2 (en) Method of manufacturing thermal head
JP2985426B2 (en) Semiconductor device and manufacturing method thereof
JP3818492B2 (en) Multilayer printed circuit board
JPH04186801A (en) Thin film resistor and manufacture of multilayer circuit substrate having same built-in
JPS5994894A (en) Method of forming thin film pattern
JPH04296483A (en) Manufacture of electric connecting member
JPH0671838A (en) Printing plate and manufacture thereof
JPS5812308A (en) Method of producing thick film resistance circuit substrate
JPS6362746A (en) Preparation of thermal head
JP2681205B2 (en) Printed wiring board with membrane element
JPH0541573A (en) Manufacture of printed circuit board
JPH0832029A (en) Manufacture of hybrid integrated circuit
JPS63187682A (en) Printed wiring board and manufacture of the same
JPH04226097A (en) Manufacture of multilayer wiring board
JPS55166949A (en) Manufacture of thin film hybrid integrated circuit
JPH0590152A (en) Manufacture of circuit