JPS5983256A - メモリ制御方式 - Google Patents

メモリ制御方式

Info

Publication number
JPS5983256A
JPS5983256A JP19442982A JP19442982A JPS5983256A JP S5983256 A JPS5983256 A JP S5983256A JP 19442982 A JP19442982 A JP 19442982A JP 19442982 A JP19442982 A JP 19442982A JP S5983256 A JPS5983256 A JP S5983256A
Authority
JP
Japan
Prior art keywords
memory access
access request
memory
register
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP19442982A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0243214B2 (enExample
Inventor
Masao Hasegawa
正雄 長谷川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP19442982A priority Critical patent/JPS5983256A/ja
Publication of JPS5983256A publication Critical patent/JPS5983256A/ja
Publication of JPH0243214B2 publication Critical patent/JPH0243214B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP19442982A 1982-11-05 1982-11-05 メモリ制御方式 Granted JPS5983256A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19442982A JPS5983256A (ja) 1982-11-05 1982-11-05 メモリ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19442982A JPS5983256A (ja) 1982-11-05 1982-11-05 メモリ制御方式

Publications (2)

Publication Number Publication Date
JPS5983256A true JPS5983256A (ja) 1984-05-14
JPH0243214B2 JPH0243214B2 (enExample) 1990-09-27

Family

ID=16324448

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19442982A Granted JPS5983256A (ja) 1982-11-05 1982-11-05 メモリ制御方式

Country Status (1)

Country Link
JP (1) JPS5983256A (enExample)

Also Published As

Publication number Publication date
JPH0243214B2 (enExample) 1990-09-27

Similar Documents

Publication Publication Date Title
US5091851A (en) Fast multiple-word accesses from a multi-way set-associative cache memory
US6185660B1 (en) Pending access queue for providing data to a target register during an intermediate pipeline phase after a computer cache miss
US5261071A (en) Dual pipe cache memory with out-of-order issue capability
JP3093807B2 (ja) キャッシュ
KR930022222A (ko) 캐시가 일관된 다중 처리기 컴퓨터 시스템에서 다중 미결동작을 제공하기 위한 장치 및 그 방법
US6381686B1 (en) Parallel processor comprising multiple sub-banks to which access requests are bypassed from a request queue when corresponding page faults are generated
US5603006A (en) Cache control unit using a plurality of request stacks
EP0464994A2 (en) Cache memory exchange protocol
JPS61109146A (ja) 先行制御方式
CA1234639A (en) Ports zone control
US6363460B1 (en) Memory paging control method
US7594100B2 (en) Efficient store queue architecture
EP0220990A2 (en) Buffer storage control system
CA1116756A (en) Cache memory command circuit
JPS5983256A (ja) メモリ制御方式
EP0473804A1 (en) Alignment of line elements for memory to cache data transfer
US6349370B1 (en) Multiple bus shared memory parallel processor and processing method
US20010034808A1 (en) Cache memory device and information processing system
JP3265226B2 (ja) バンクアクセス制御方式
US6904500B2 (en) Cache controller
JPH05282208A (ja) キャッシュメモリ制御方式
US7174426B2 (en) Interleave pre-checking in front of shared caches with pipelined access
US7434009B2 (en) Apparatus and method for providing information to a cache module using fetch bursts
JPH1185613A (ja) キャッシュメモリ
JPH011046A (ja) メモリアクセス制御システム