JPS5979532A - 半導体装置の製造方法 - Google Patents

半導体装置の製造方法

Info

Publication number
JPS5979532A
JPS5979532A JP19020582A JP19020582A JPS5979532A JP S5979532 A JPS5979532 A JP S5979532A JP 19020582 A JP19020582 A JP 19020582A JP 19020582 A JP19020582 A JP 19020582A JP S5979532 A JPS5979532 A JP S5979532A
Authority
JP
Japan
Prior art keywords
substrate
furnace
gold
layer
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP19020582A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6329407B2 (enrdf_load_stackoverflow
Inventor
Tadashi Daimon
大門 直史
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP19020582A priority Critical patent/JPS5979532A/ja
Publication of JPS5979532A publication Critical patent/JPS5979532A/ja
Publication of JPS6329407B2 publication Critical patent/JPS6329407B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Bipolar Transistors (AREA)
JP19020582A 1982-10-29 1982-10-29 半導体装置の製造方法 Granted JPS5979532A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19020582A JPS5979532A (ja) 1982-10-29 1982-10-29 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19020582A JPS5979532A (ja) 1982-10-29 1982-10-29 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS5979532A true JPS5979532A (ja) 1984-05-08
JPS6329407B2 JPS6329407B2 (enrdf_load_stackoverflow) 1988-06-14

Family

ID=16254206

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19020582A Granted JPS5979532A (ja) 1982-10-29 1982-10-29 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS5979532A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63249332A (ja) * 1987-04-06 1988-10-17 Toshiba Corp 半導体装置の製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63249332A (ja) * 1987-04-06 1988-10-17 Toshiba Corp 半導体装置の製造方法

Also Published As

Publication number Publication date
JPS6329407B2 (enrdf_load_stackoverflow) 1988-06-14

Similar Documents

Publication Publication Date Title
JPS58130517A (ja) 単結晶薄膜の製造方法
US20070062438A1 (en) Epitaxially coated silicon wafer and method for producing epitaxially coated silicon wafers
CA1225571A (en) Growth of oriented single crystal semiconductor on insulator
JPS6353915A (ja) Soi装置の製造方法
US3496037A (en) Semiconductor growth on dielectric substrates
US3413145A (en) Method of forming a crystalline semiconductor layer on an alumina substrate
JPS60119733A (ja) シリコン板の重金属ゲッタリング方法
JPH06151864A (ja) 半導体基板及びその製造方法
JP3344205B2 (ja) シリコンウェーハの製造方法及びシリコンウェーハ
JPS5979532A (ja) 半導体装置の製造方法
JPH0236060B2 (ja) Kagobutsuhandotainoseichohoho
JPH01248511A (ja) 多結晶膜の形成方法
JPS58200525A (ja) 半導体装置用基板の製造方法
JPS60148127A (ja) 半導体基板の製造方法
JPH04237134A (ja) エピタキシャルウェハーの製造方法
JPH05102035A (ja) 半導体結晶の成長方法
JP2518378B2 (ja) 半導体装置の製造方法
JPH02102520A (ja) 気相エピタキシヤル成長方法
JP3112796B2 (ja) 化学気相成長方法
JPH05291134A (ja) エピタキシャル層の形成方法
KR0123236B1 (ko) 반도체 소자의 폴리실리콘막 형성 방법
JP3541332B2 (ja) 半導体装置の製造方法
JPS60176241A (ja) 半導体基板の製造方法
JPS58208197A (ja) ゾ−ンメルテイングによるシリコン単結晶膜の成長方法
JP4509244B2 (ja) 半導体素子の製造方法