JPS5960622A - 複数装置の接続制御方式 - Google Patents
複数装置の接続制御方式Info
- Publication number
- JPS5960622A JPS5960622A JP57171566A JP17156682A JPS5960622A JP S5960622 A JPS5960622 A JP S5960622A JP 57171566 A JP57171566 A JP 57171566A JP 17156682 A JP17156682 A JP 17156682A JP S5960622 A JPS5960622 A JP S5960622A
- Authority
- JP
- Japan
- Prior art keywords
- transmission request
- request signal
- transmission
- input
- devices
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
- Cash Registers Or Receiving Machines (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57171566A JPS5960622A (ja) | 1982-09-30 | 1982-09-30 | 複数装置の接続制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57171566A JPS5960622A (ja) | 1982-09-30 | 1982-09-30 | 複数装置の接続制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5960622A true JPS5960622A (ja) | 1984-04-06 |
| JPS6127792B2 JPS6127792B2 (enrdf_load_stackoverflow) | 1986-06-27 |
Family
ID=15925511
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57171566A Granted JPS5960622A (ja) | 1982-09-30 | 1982-09-30 | 複数装置の接続制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5960622A (enrdf_load_stackoverflow) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62500473A (ja) * | 1984-09-04 | 1987-02-26 | ロ−ベルト ボツシユ ゲゼルシヤフト ミツト ベシユレンクテル ハフツング | 制御装置の検査方法 |
| JPS63305456A (ja) * | 1987-06-05 | 1988-12-13 | Fujitsu Ltd | Pos端末の入出力制御方式 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS626198U (enrdf_load_stackoverflow) * | 1985-06-28 | 1987-01-14 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5386130A (en) * | 1977-01-07 | 1978-07-29 | Nec Corp | Transmitting/receiving circuit of response confirmation type |
-
1982
- 1982-09-30 JP JP57171566A patent/JPS5960622A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5386130A (en) * | 1977-01-07 | 1978-07-29 | Nec Corp | Transmitting/receiving circuit of response confirmation type |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62500473A (ja) * | 1984-09-04 | 1987-02-26 | ロ−ベルト ボツシユ ゲゼルシヤフト ミツト ベシユレンクテル ハフツング | 制御装置の検査方法 |
| JPS63305456A (ja) * | 1987-06-05 | 1988-12-13 | Fujitsu Ltd | Pos端末の入出力制御方式 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6127792B2 (enrdf_load_stackoverflow) | 1986-06-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5915101A (en) | Arbitration in the case of a delaying bus coupling | |
| US4817037A (en) | Data processing system with overlap bus cycle operations | |
| KR930008039B1 (ko) | 인터페이스 회로 | |
| CA1221173A (en) | Microcomputer system with bus control means for peripheral processing devices | |
| US6675245B1 (en) | Apparatus and method for providing round-robin arbitration | |
| US4485436A (en) | System for selecting interfaces on a priority basis | |
| JPS5960622A (ja) | 複数装置の接続制御方式 | |
| US5915102A (en) | Common arbiter interface device with arbitration configuration for centralized common bus arbitration | |
| EP0514080A2 (en) | Transition signalling data communications | |
| JPS6162159A (ja) | 双方向データ交換方法 | |
| EP0080369A2 (en) | Peripheral unit adapted to monitor a low data rate serial input/output interface | |
| US5168569A (en) | Bus control system for shortening bus occupation time | |
| JP2615815B2 (ja) | 優先順位制御方式 | |
| JP2828994B2 (ja) | データ伝送装置 | |
| JP2666782B2 (ja) | 多重バス制御システム | |
| JPS594732B2 (ja) | バス制御方式 | |
| JPH02161551A (ja) | データ転送制御方式 | |
| JPS61239350A (ja) | バス制御方式 | |
| JPH043239A (ja) | バス制御装置 | |
| JPS6398756A (ja) | ダイレクトメモリアクセス方式 | |
| JPS592942B2 (ja) | マルチデ−タ処理装置 | |
| JPS61210463A (ja) | デ−タ転送制御方式 | |
| JPH07109595B2 (ja) | Lanアダプタの制御方式 | |
| JPS6375858A (ja) | 入出力制御装置 | |
| JPS605027B2 (ja) | バス占有方式 |