JPS5960622A - 複数装置の接続制御方式 - Google Patents

複数装置の接続制御方式

Info

Publication number
JPS5960622A
JPS5960622A JP57171566A JP17156682A JPS5960622A JP S5960622 A JPS5960622 A JP S5960622A JP 57171566 A JP57171566 A JP 57171566A JP 17156682 A JP17156682 A JP 17156682A JP S5960622 A JPS5960622 A JP S5960622A
Authority
JP
Japan
Prior art keywords
transmission request
request signal
transmission
input
devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57171566A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6127792B2 (enrdf_load_stackoverflow
Inventor
Tsutomu Yanagisawa
柳沢　勉
Kunihiko Matsumori
松森　邦彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57171566A priority Critical patent/JPS5960622A/ja
Publication of JPS5960622A publication Critical patent/JPS5960622A/ja
Publication of JPS6127792B2 publication Critical patent/JPS6127792B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Cash Registers Or Receiving Machines (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
JP57171566A 1982-09-30 1982-09-30 複数装置の接続制御方式 Granted JPS5960622A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57171566A JPS5960622A (ja) 1982-09-30 1982-09-30 複数装置の接続制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57171566A JPS5960622A (ja) 1982-09-30 1982-09-30 複数装置の接続制御方式

Publications (2)

Publication Number Publication Date
JPS5960622A true JPS5960622A (ja) 1984-04-06
JPS6127792B2 JPS6127792B2 (enrdf_load_stackoverflow) 1986-06-27

Family

ID=15925511

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57171566A Granted JPS5960622A (ja) 1982-09-30 1982-09-30 複数装置の接続制御方式

Country Status (1)

Country Link
JP (1) JPS5960622A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62500473A (ja) * 1984-09-04 1987-02-26 ロ−ベルト　ボツシユ　ゲゼルシヤフト　ミツト　ベシユレンクテル　ハフツング 制御装置の検査方法
JPS63305456A (ja) * 1987-06-05 1988-12-13 Fujitsu Ltd Ｐｏｓ端末の入出力制御方式

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS626198U (enrdf_load_stackoverflow) * 1985-06-28 1987-01-14

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5386130A (en) * 1977-01-07 1978-07-29 Nec Corp Transmitting/receiving circuit of response confirmation type

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5386130A (en) * 1977-01-07 1978-07-29 Nec Corp Transmitting/receiving circuit of response confirmation type

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62500473A (ja) * 1984-09-04 1987-02-26 ロ−ベルト　ボツシユ　ゲゼルシヤフト　ミツト　ベシユレンクテル　ハフツング 制御装置の検査方法
JPS63305456A (ja) * 1987-06-05 1988-12-13 Fujitsu Ltd Ｐｏｓ端末の入出力制御方式

Also Published As

Publication number Publication date
JPS6127792B2 (enrdf_load_stackoverflow) 1986-06-27

Similar Documents

Publication Publication Date Title
US5915101A (en) Arbitration in the case of a delaying bus coupling
US4817037A (en) Data processing system with overlap bus cycle operations
CA1221173A (en) Microcomputer system with bus control means for peripheral processing devices
JPH0554144B2 (enrdf_load_stackoverflow)
US6675245B1 (en) Apparatus and method for providing round-robin arbitration
US4485436A (en) System for selecting interfaces on a priority basis
JPS5960622A (ja) 複数装置の接続制御方式
US5915102A (en) Common arbiter interface device with arbitration configuration for centralized common bus arbitration
EP0514080A2 (en) Transition signalling data communications
US7206878B2 (en) Voltage level bus protocol for transferring data
JP2615815B2 (ja) 優先順位制御方式
JP2828994B2 (ja) データ伝送装置
JP2666782B2 (ja) 多重バス制御システム
JPS61217855A (ja) バス制御方式
JPS594732B2 (ja) バス制御方式
JPS6353666A (ja) コンピユ−タシステムの周辺制御装置
JPS61239350A (ja) バス制御方式
JPS6398756A (ja) ダイレクトメモリアクセス方式
JPS62252237A (ja) デ−タ通信装置
JPS592942B2 (ja) マルチデ−タ処理装置
JPS59160256A (ja) プロセツサ制御方式
JPH07109595B2 (ja) Ｌａｎアダプタの制御方式
JPS6375858A (ja) 入出力制御装置
JPS605027B2 (ja) バス占有方式
JPH02162450A (ja) データ伝送装置