JPS5957361A - デ−タ転送方式 - Google Patents

デ−タ転送方式

Info

Publication number
JPS5957361A
JPS5957361A JP14691782A JP14691782A JPS5957361A JP S5957361 A JPS5957361 A JP S5957361A JP 14691782 A JP14691782 A JP 14691782A JP 14691782 A JP14691782 A JP 14691782A JP S5957361 A JPS5957361 A JP S5957361A
Authority
JP
Japan
Prior art keywords
command
pointer
data transfer
enq
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14691782A
Other languages
English (en)
Japanese (ja)
Other versions
JPS638506B2 (enrdf_load_stackoverflow
Inventor
Hideo Suzuki
英男 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP14691782A priority Critical patent/JPS5957361A/ja
Publication of JPS5957361A publication Critical patent/JPS5957361A/ja
Publication of JPS638506B2 publication Critical patent/JPS638506B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
JP14691782A 1982-08-26 1982-08-26 デ−タ転送方式 Granted JPS5957361A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14691782A JPS5957361A (ja) 1982-08-26 1982-08-26 デ−タ転送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14691782A JPS5957361A (ja) 1982-08-26 1982-08-26 デ−タ転送方式

Publications (2)

Publication Number Publication Date
JPS5957361A true JPS5957361A (ja) 1984-04-02
JPS638506B2 JPS638506B2 (enrdf_load_stackoverflow) 1988-02-23

Family

ID=15418481

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14691782A Granted JPS5957361A (ja) 1982-08-26 1982-08-26 デ−タ転送方式

Country Status (1)

Country Link
JP (1) JPS5957361A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6451218U (enrdf_load_stackoverflow) * 1987-09-22 1989-03-29
JPH068005U (ja) * 1992-07-03 1994-02-01 株式会社荒井製作所 キャスタのブレーキ

Also Published As

Publication number Publication date
JPS638506B2 (enrdf_load_stackoverflow) 1988-02-23

Similar Documents

Publication Publication Date Title
US4860244A (en) Buffer system for input/output portion of digital data processing system
US4949301A (en) Improved pointer FIFO controller for converting a standard RAM into a simulated dual FIFO by controlling the RAM's address inputs
US5133062A (en) RAM buffer controller for providing simulated first-in-first-out (FIFO) buffers in a random access memory
US4868742A (en) Input/output bus for system which generates a new header parcel when an interrupted data block transfer between a computer and peripherals is resumed
EP0165600B1 (en) Input/output bus for computer
KR900007564B1 (ko) 동적 버스를 갖는 데이터 처리기
US5640602A (en) Transferring digital data in units of 2 bytes to increase utilization of a 2-byte-wide bus
JP2000510659A (ja) バスを介したデータ転送及びバス管理に用いるアプリケーションプログラミングインターフェイス
JP2002541693A5 (enrdf_load_stackoverflow)
JPH09128330A (ja) 映像表示装置
JPH02109153A (ja) プロセッサ間データ伝送方式
JPS60500117A (ja) バス競合の解決のための方法と装置
TW201710922A (zh) 可組態之郵箱資料緩衝器裝置
US7069305B2 (en) Computer system and a data transfer method thereof using remote direct memory access
TW200533119A (en) Decreased response time for PPRC write operation
US6988160B2 (en) Method and apparatus for efficient messaging between memories across a PCI bus
USRE41010E1 (en) System for data transfer through an I/O device using a memory access controller which receives and stores indication of a data status signal
JPS5957361A (ja) デ−タ転送方式
JPS6138510B2 (enrdf_load_stackoverflow)
JP2002063060A (ja) 計算機システムおよびそのデータ転送方法
CN209690899U (zh) 基于usb的fpga通信控制装置及fpga
US5797040A (en) Computer system having system bus which couples adapter and processing units and requires acquisition for data transmission thereover
US6865638B1 (en) Apparatus and method for transferring multi-byte words in a fly-by DMA operation
TW502171B (en) Data transmitting system
JPH04195664A (ja) マルチプロセッサシステム