JPS5955538A - ネクストアドレス方式のプロセッサ - Google Patents

ネクストアドレス方式のプロセッサ

Info

Publication number
JPS5955538A
JPS5955538A JP57165089A JP16508982A JPS5955538A JP S5955538 A JPS5955538 A JP S5955538A JP 57165089 A JP57165089 A JP 57165089A JP 16508982 A JP16508982 A JP 16508982A JP S5955538 A JPS5955538 A JP S5955538A
Authority
JP
Japan
Prior art keywords
address
data
output
gate
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57165089A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0445864B2 (enrdf_load_stackoverflow
Inventor
Akio Iba
章雄 伊庭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Casio Computer Co Ltd
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Priority to JP57165089A priority Critical patent/JPS5955538A/ja
Publication of JPS5955538A publication Critical patent/JPS5955538A/ja
Publication of JPH0445864B2 publication Critical patent/JPH0445864B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Executing Machine-Instructions (AREA)
JP57165089A 1982-09-24 1982-09-24 ネクストアドレス方式のプロセッサ Granted JPS5955538A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57165089A JPS5955538A (ja) 1982-09-24 1982-09-24 ネクストアドレス方式のプロセッサ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57165089A JPS5955538A (ja) 1982-09-24 1982-09-24 ネクストアドレス方式のプロセッサ

Publications (2)

Publication Number Publication Date
JPS5955538A true JPS5955538A (ja) 1984-03-30
JPH0445864B2 JPH0445864B2 (enrdf_load_stackoverflow) 1992-07-28

Family

ID=15805668

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57165089A Granted JPS5955538A (ja) 1982-09-24 1982-09-24 ネクストアドレス方式のプロセッサ

Country Status (1)

Country Link
JP (1) JPS5955538A (enrdf_load_stackoverflow)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53149735A (en) * 1977-06-02 1978-12-27 Yokogawa Hokushin Electric Corp Micro-program controller

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53149735A (en) * 1977-06-02 1978-12-27 Yokogawa Hokushin Electric Corp Micro-program controller

Also Published As

Publication number Publication date
JPH0445864B2 (enrdf_load_stackoverflow) 1992-07-28

Similar Documents

Publication Publication Date Title
US4879646A (en) Data processing system with a pipelined structure for editing trace memory contents and tracing operations during system debugging
US5446849A (en) Electronic computer which executes squash branching
US3953833A (en) Microprogrammable computer having a dual function secondary storage element
US4674063A (en) Information processing apparatus having a sequence control function
KR920007253B1 (ko) 마이크로 프로그램 제어 장치
US4967339A (en) Operation control apparatus for a processor having a plurality of arithmetic devices
US5034879A (en) Programmable data path width in a programmable unit having plural levels of subinstruction sets
US4975837A (en) Programmable unit having plural levels of subinstruction sets where a portion of the lower level is embedded in the code stream of the upper level of the subinstruction sets
JPS5955538A (ja) ネクストアドレス方式のプロセッサ
JP3055139B2 (ja) マイクロプログラム制御方式
JP2583506B2 (ja) データ処理装置
JPS5955537A (ja) ネクストアドレス方式のプロセッサ
US5768554A (en) Central processing unit
US5109516A (en) Sequence controller for controlling next operating state with a short sequence
JPS5955539A (ja) 電子機器の制御装置
JP3117214B2 (ja) シーケンサのマイクロプログラム制御方式
KR950006585B1 (ko) 마이크로프로그램 제어장치 및 그 제어방법
JPS5955541A (ja) 電子機器の制御装置
US6081881A (en) Method of and apparatus for speeding up the execution of normal extended mode transfer instructions
JPH0317135B2 (enrdf_load_stackoverflow)
JPS6015969B2 (ja) マイクロ命令アドレス生成方式
JPS5955540A (ja) 電子機器の制御装置
JP2982129B2 (ja) マイクロプログラム制御装置
JPH0682321B2 (ja) マイクロ制御装置
JPS619733A (ja) テスト装置