JPS5954344A - タイミング再生装置 - Google Patents

タイミング再生装置

Info

Publication number
JPS5954344A
JPS5954344A JP57165359A JP16535982A JPS5954344A JP S5954344 A JPS5954344 A JP S5954344A JP 57165359 A JP57165359 A JP 57165359A JP 16535982 A JP16535982 A JP 16535982A JP S5954344 A JPS5954344 A JP S5954344A
Authority
JP
Japan
Prior art keywords
circuit
output
input
input terminal
delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57165359A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0328862B2 (enrdf_load_stackoverflow
Inventor
Tomio Kato
富雄 加藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Fuji Facom Corp
Original Assignee
Fuji Electric Co Ltd
Fuji Facom Corp
Fuji Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd, Fuji Facom Corp, Fuji Electric Manufacturing Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP57165359A priority Critical patent/JPS5954344A/ja
Publication of JPS5954344A publication Critical patent/JPS5954344A/ja
Publication of JPH0328862B2 publication Critical patent/JPH0328862B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
    • H04L7/0276—Self-sustaining, e.g. by tuned delay line and a feedback path to a logical gate

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP57165359A 1982-09-22 1982-09-22 タイミング再生装置 Granted JPS5954344A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57165359A JPS5954344A (ja) 1982-09-22 1982-09-22 タイミング再生装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57165359A JPS5954344A (ja) 1982-09-22 1982-09-22 タイミング再生装置

Publications (2)

Publication Number Publication Date
JPS5954344A true JPS5954344A (ja) 1984-03-29
JPH0328862B2 JPH0328862B2 (enrdf_load_stackoverflow) 1991-04-22

Family

ID=15810865

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57165359A Granted JPS5954344A (ja) 1982-09-22 1982-09-22 タイミング再生装置

Country Status (1)

Country Link
JP (1) JPS5954344A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0569179A3 (en) * 1992-05-08 1994-06-01 American Telephone & Telegraph A method and apparatus for clock recovery
WO1996005672A1 (de) * 1994-08-08 1996-02-22 Siemens Aktiengesellschaft Integrierbare taktgewinnungsschaltung

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0569179A3 (en) * 1992-05-08 1994-06-01 American Telephone & Telegraph A method and apparatus for clock recovery
WO1996005672A1 (de) * 1994-08-08 1996-02-22 Siemens Aktiengesellschaft Integrierbare taktgewinnungsschaltung

Also Published As

Publication number Publication date
JPH0328862B2 (enrdf_load_stackoverflow) 1991-04-22

Similar Documents

Publication Publication Date Title
US4027335A (en) DC free encoding for data transmission system
US5001374A (en) Digital filter for removing short duration noise
US5023891A (en) Method and circuit for decoding a Manchester code signal
US4542420A (en) Manchester decoder
USRE31311E (en) DC Free encoding for data transmission system
US4292626A (en) Manchester decoder
US4325053A (en) Method and a circuit for decoding a C.M.I. encoded binary signal
JPH0357664B2 (enrdf_load_stackoverflow)
JPS5954344A (ja) タイミング再生装置
US5510786A (en) CMI encoder circuit
US4788605A (en) Receive Manchester clock circuit
US4809301A (en) Detection apparatus for bi-phase signals
JPS62274948A (ja) フレーム同期装置
JP3135646B2 (ja) ２進ビット流の処理装置
JP2779047B2 (ja) スペクトル拡散通信方式及びその通信システム
JPS6016147B2 (ja) パルス伝送方式
US3764792A (en) Method and apparatus for adding two delta coded signals
US3488600A (en) Digital demodulator network
JPS58195350A (ja) デ−タ伝送方式
JPS613544A (ja) 同期クロツク再生装置
SU678512A1 (ru) Устройство дл воспроизведени цифровой информации
JPS5853257A (ja) デイジタルデ−タ受信回路
JPS5947504B2 (ja) デイジタル伝送方式
JPS61158249A (ja) 符号方式
JPS6337990B2 (enrdf_load_stackoverflow)