JPS5945930U - 半導体素子の実装構造 - Google Patents

半導体素子の実装構造

Info

Publication number
JPS5945930U
JPS5945930U JP1982142032U JP14203282U JPS5945930U JP S5945930 U JPS5945930 U JP S5945930U JP 1982142032 U JP1982142032 U JP 1982142032U JP 14203282 U JP14203282 U JP 14203282U JP S5945930 U JPS5945930 U JP S5945930U
Authority
JP
Japan
Prior art keywords
semiconductor element
main surface
mounting structure
element mounting
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1982142032U
Other languages
English (en)
Japanese (ja)
Other versions
JPH0119395Y2 (en, 2012
Inventor
鳥羽　進
博 渡部
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP1982142032U priority Critical patent/JPS5945930U/ja
Publication of JPS5945930U publication Critical patent/JPS5945930U/ja
Application granted granted Critical
Publication of JPH0119395Y2 publication Critical patent/JPH0119395Y2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494—Connecting portions
    • H01L2224/4943—Connecting portions the connecting portions being staggered
    • H01L2224/49433—Connecting portions the connecting portions being staggered outside the semiconductor or solid-state body

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP1982142032U 1982-09-20 1982-09-20 半導体素子の実装構造 Granted JPS5945930U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1982142032U JPS5945930U (ja) 1982-09-20 1982-09-20 半導体素子の実装構造

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1982142032U JPS5945930U (ja) 1982-09-20 1982-09-20 半導体素子の実装構造

Publications (2)

Publication Number Publication Date
JPS5945930U true JPS5945930U (ja) 1984-03-27
JPH0119395Y2 JPH0119395Y2 (en, 2012) 1989-06-05

Family

ID=30317487

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1982142032U Granted JPS5945930U (ja) 1982-09-20 1982-09-20 半導体素子の実装構造

Country Status (1)

Country Link
JP (1) JPS5945930U (en, 2012)

Also Published As

Publication number Publication date
JPH0119395Y2 (en, 2012) 1989-06-05

Similar Documents

Publication Publication Date Title
JPS5945930U (ja) 半導体素子の実装構造
JPS5945929U (ja) 半導体素子の実装構造
JPS59121175U (ja) 端子取付装置
JPS58120662U (ja) チツプキヤリヤ−
JPS5829863U (ja) 印刷配線板
JPS5954956U (ja) 半導体パツケ−ジ
JPS61240U (ja) 半導体装置
JPS5863704U (ja) チツプ抵抗器
JPS6142861U (ja) 半導体装置
JPS5899841U (ja) 半導体装置
JPS5869975U (ja) プリント配線板
JPS61146977U (en, 2012)
JPS5812972U (ja) 電子装置
JPS59143070U (ja) 集積回路基板
JPS58160431U (ja) スイツチの電極パタ−ン
JPS588953U (ja) 半導体装置
JPS6138954U (ja) 半導体装置
JPS5846472U (ja) プリント配線基板
JPS62160556U (en, 2012)
JPS5814298U (ja) 磁気バブルメモリモジユ−ル
JPS60194354U (ja) 混成集積回路装置
JPS5965547U (ja) 混成集積回路装置
JPS5914364U (ja) プリント配線板
JPS5869983U (ja) 回路基板のパタ−ン構造
JPS59101459U (ja) 厚膜配線基板の端子部構造