JPS593677A - 並列同期動作制御方法 - Google Patents

並列同期動作制御方法

Info

Publication number
JPS593677A
JPS593677A JP57114318A JP11431882A JPS593677A JP S593677 A JPS593677 A JP S593677A JP 57114318 A JP57114318 A JP 57114318A JP 11431882 A JP11431882 A JP 11431882A JP S593677 A JPS593677 A JP S593677A
Authority
JP
Japan
Prior art keywords
signal
frequency
clock
frequency division
divided
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57114318A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6337421B2 (enrdf_load_stackoverflow
Inventor
Kenichi Taki
滝　賢一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kanadevia Corp
Original Assignee
Hitachi Zosen Corp
Hitachi Shipbuilding and Engineering Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Zosen Corp, Hitachi Shipbuilding and Engineering Co Ltd filed Critical Hitachi Zosen Corp
Priority to JP57114318A priority Critical patent/JPS593677A/ja
Publication of JPS593677A publication Critical patent/JPS593677A/ja
Publication of JPS6337421B2 publication Critical patent/JPS6337421B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP57114318A 1982-06-30 1982-06-30 並列同期動作制御方法 Granted JPS593677A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57114318A JPS593677A (ja) 1982-06-30 1982-06-30 並列同期動作制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57114318A JPS593677A (ja) 1982-06-30 1982-06-30 並列同期動作制御方法

Publications (2)

Publication Number Publication Date
JPS593677A true JPS593677A (ja) 1984-01-10
JPS6337421B2 JPS6337421B2 (enrdf_load_stackoverflow) 1988-07-25

Family

ID=14634842

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57114318A Granted JPS593677A (ja) 1982-06-30 1982-06-30 並列同期動作制御方法

Country Status (1)

Country Link
JP (1) JPS593677A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63136247A (ja) * 1986-11-14 1988-06-08 ローベルト・ボツシユ・ゲゼルシヤフト・ミツト・ベシユレンクテル・ハフツング 複合計算機装置の計算機および複合計算機装置の計算機の同期方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0480709U (enrdf_load_stackoverflow) * 1990-11-22 1992-07-14

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5815237U (ja) * 1981-07-16 1983-01-31 株式会社東芝 同期装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5815237U (ja) * 1981-07-16 1983-01-31 株式会社東芝 同期装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63136247A (ja) * 1986-11-14 1988-06-08 ローベルト・ボツシユ・ゲゼルシヤフト・ミツト・ベシユレンクテル・ハフツング 複合計算機装置の計算機および複合計算機装置の計算機の同期方法

Also Published As

Publication number Publication date
JPS6337421B2 (enrdf_load_stackoverflow) 1988-07-25

Similar Documents

Publication Publication Date Title
US4703421A (en) Ready line synchronization circuit for use in a duplicated computer system
US4419629A (en) Automatic synchronous switch for a plurality of asynchronous oscillators
JPS6325381B2 (enrdf_load_stackoverflow)
JPH03266108A (ja) シングルチップマイクロコンピュータ
JPS58111440A (ja) クロツク同期システム
KR910000363B1 (ko) 단일 칩 프로세서
US3257546A (en) Computer check test
GB1212213A (en) Improvements in or relating to clock synchronising circuits
JPS593677A (ja) 並列同期動作制御方法
US3245048A (en) Computer clock phase lock
JPH0630035B2 (ja) クロック同期型システムにおけるクロック切替え制御方式
KR900000087B1 (ko) 병렬 동기 운전장치
JP2588290B2 (ja) データ入出力システム
US6175257B1 (en) Integrated circuit comprising a master circuit working at a first frequency to control slave circuits working at a second frequency
JPS594343Y2 (ja) マルチプロセッサの制御回路
SU1642473A1 (ru) Многоканальное устройство синхронизации
JPS5947334B2 (ja) クロツク制御方式
JPS6175436A (ja) マイクロプログラム制御装置
JPS6231380B2 (enrdf_load_stackoverflow)
JPH0342763A (ja) マルチプロセッサのシステムクロック同期装置
SU611286A1 (ru) Устройство фазовой автоподстройки частоты
SU1068050A3 (ru) Устройство дл синхронизации основной и резервной вычислительных машин
SU790225A1 (ru) Устройство дл синхронизации импульсов
SU813435A1 (ru) Устройство дл контрол многока-НАльНОй ВычиСлиТЕльНОй МАшиНы
JPS60147865A (ja) マルチコンピユ−タシステムの同期制御方法