JPS5936427A - 出力回路 - Google Patents
出力回路Info
- Publication number
- JPS5936427A JPS5936427A JP57148064A JP14806482A JPS5936427A JP S5936427 A JPS5936427 A JP S5936427A JP 57148064 A JP57148064 A JP 57148064A JP 14806482 A JP14806482 A JP 14806482A JP S5936427 A JPS5936427 A JP S5936427A
- Authority
- JP
- Japan
- Prior art keywords
- output
- mo8t
- terminal
- voltage
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/09425—Multistate logic
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57148064A JPS5936427A (ja) | 1982-08-24 | 1982-08-24 | 出力回路 |
US06/525,901 US4571509A (en) | 1982-08-24 | 1983-08-24 | Output circuit having decreased interference between output terminals |
DE3330559A DE3330559C2 (de) | 1982-08-24 | 1983-08-24 | Ausgangsschaltung für eine integrierte Halbleiterschaltung |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57148064A JPS5936427A (ja) | 1982-08-24 | 1982-08-24 | 出力回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5936427A true JPS5936427A (ja) | 1984-02-28 |
JPH0322735B2 JPH0322735B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-03-27 |
Family
ID=15444382
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57148064A Granted JPS5936427A (ja) | 1982-08-24 | 1982-08-24 | 出力回路 |
Country Status (3)
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL8303835A (nl) * | 1983-11-08 | 1985-06-03 | Philips Nv | Digitale signaalomkeerschakeling. |
JPH0738583B2 (ja) * | 1985-01-26 | 1995-04-26 | 株式会社東芝 | 半導体集積回路 |
JPS61263313A (ja) * | 1985-05-17 | 1986-11-21 | Matsushita Electric Ind Co Ltd | セレクタ付ラツチ回路 |
JPH0289357A (ja) * | 1988-09-27 | 1990-03-29 | Nec Corp | 半導体回路 |
JPH0777345B2 (ja) * | 1988-11-04 | 1995-08-16 | 三菱電機株式会社 | 半導体装置 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2156166C3 (de) * | 1971-11-12 | 1982-01-28 | Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt | Elektronischer Schalter |
US3866186A (en) * | 1972-05-16 | 1975-02-11 | Tokyo Shibaura Electric Co | Logic circuit arrangement employing insulated gate field effect transistors |
NL7209535A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1972-07-08 | 1974-01-10 | ||
US3846643A (en) * | 1973-06-29 | 1974-11-05 | Ibm | Delayless transistor latch circuit |
IT1009540B (it) * | 1974-01-04 | 1976-12-20 | Sits Soc It Telecom Siemens | Interruttore con stadio separatore di tipo elettronico completamente integrato |
US4093875A (en) * | 1977-01-31 | 1978-06-06 | International Business Machines Corporation | Field effect transistor (FET) circuit utilizing substrate potential for turning off depletion mode devices |
JPS5567235A (en) * | 1978-11-14 | 1980-05-21 | Nec Corp | Output circuit |
US4256978A (en) * | 1978-12-26 | 1981-03-17 | Honeywell Inc. | Alternating polarity power supply control apparatus |
JPS5632758A (en) * | 1979-08-27 | 1981-04-02 | Fujitsu Ltd | Substrate bias generating circuit |
US4296340A (en) * | 1979-08-27 | 1981-10-20 | Intel Corporation | Initializing circuit for MOS integrated circuits |
US4395645A (en) * | 1980-12-05 | 1983-07-26 | International Telephone And Telegraph Corporation | Mosfet logic inverter buffer circuit for integrated circuits |
-
1982
- 1982-08-24 JP JP57148064A patent/JPS5936427A/ja active Granted
-
1983
- 1983-08-24 DE DE3330559A patent/DE3330559C2/de not_active Expired
- 1983-08-24 US US06/525,901 patent/US4571509A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0322735B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-03-27 |
US4571509A (en) | 1986-02-18 |
DE3330559C2 (de) | 1986-10-02 |
DE3330559A1 (de) | 1984-03-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0072686B1 (en) | A buffer circuit including inverter circuitry | |
US6593795B2 (en) | Level adjustment circuit and data output circuit thereof | |
US4678950A (en) | Output circuit having an improved protecting circuit | |
WO1996008038A1 (en) | Fault-protected overvoltage switch with expanded signal range | |
EP1717955B1 (en) | Buffer circuit | |
JPS61283092A (ja) | リセツトあるいはセツト付記憶回路を有した半導体集積回路 | |
EP0346898B1 (en) | Power supply switching circuit | |
JPH0142167B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US3449594A (en) | Logic circuits employing complementary pairs of field-effect transistors | |
US5030859A (en) | Drive device for a CMOS sense amplifier in a dynamic semiconductor memory device | |
US4488067A (en) | Tristate driver circuit with low standby power consumption | |
US4425517A (en) | Fail soft tri-state logic circuit | |
JPS5936427A (ja) | 出力回路 | |
US4406956A (en) | FET Circuit for converting TTL to FET logic levels | |
US4482822A (en) | Semiconductor chip selection circuit having programmable level control circuitry using enhancement/depletion-mode MOS devices | |
JPS61277227A (ja) | 高電圧絶縁回路 | |
EP0062546A2 (en) | Output circuit | |
US6452827B1 (en) | I/O circuit of semiconductor integrated device | |
EP0125733A1 (en) | Complementary IGFET circuit arrangement | |
US5585759A (en) | Input buffer of semiconductor integrated circuit | |
US5136542A (en) | Semiconductor memory device | |
US4642485A (en) | Digital switching circuit having insulated gate field effect transistors for clamping the nonconductive output transistor off | |
JP2638016B2 (ja) | 半導体回路 | |
JP2768301B2 (ja) | 検出回路 | |
US4992682A (en) | Clock drive circuit |