JPS5935248A - トレ−サ - Google Patents

トレ−サ

Info

Publication number
JPS5935248A
JPS5935248A JP57144306A JP14430682A JPS5935248A JP S5935248 A JPS5935248 A JP S5935248A JP 57144306 A JP57144306 A JP 57144306A JP 14430682 A JP14430682 A JP 14430682A JP S5935248 A JPS5935248 A JP S5935248A
Authority
JP
Japan
Prior art keywords
signal
trigger
clock
storage device
input signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57144306A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0420215B2 (enrdf_load_stackoverflow
Inventor
Akihisa Makita
牧田　明久
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57144306A priority Critical patent/JPS5935248A/ja
Publication of JPS5935248A publication Critical patent/JPS5935248A/ja
Publication of JPH0420215B2 publication Critical patent/JPH0420215B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP57144306A 1982-08-20 1982-08-20 トレ−サ Granted JPS5935248A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57144306A JPS5935248A (ja) 1982-08-20 1982-08-20 トレ−サ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57144306A JPS5935248A (ja) 1982-08-20 1982-08-20 トレ−サ

Publications (2)

Publication Number Publication Date
JPS5935248A true JPS5935248A (ja) 1984-02-25
JPH0420215B2 JPH0420215B2 (enrdf_load_stackoverflow) 1992-04-02

Family

ID=15359007

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57144306A Granted JPS5935248A (ja) 1982-08-20 1982-08-20 トレ−サ

Country Status (1)

Country Link
JP (1) JPS5935248A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0420215B2 (enrdf_load_stackoverflow) 1992-04-02

Similar Documents

Publication Publication Date Title
JPH01155711A (ja) 論理回路
JPS5935248A (ja) トレ−サ
JPS60136422A (ja) プリスケラ
WO2016134632A1 (zh) 数据处理系统
JPS5741711B2 (enrdf_load_stackoverflow)
US4247932A (en) Electronic timepiece
US5182733A (en) Readily settable balanced digital time displays
SU1635169A1 (ru) Устройство дл ввода данных в микрокалькул тор
SU930686A1 (ru) Делитель частоты следовани импульсов с нечетным коэффициентом делени
JPS5935246A (ja) トレ−サ
JPH0723758Y2 (ja) 帰零スイッチ機構
JPS6219992Y2 (enrdf_load_stackoverflow)
JPS59131214A (ja) 信号遅延回路
SU1739363A1 (ru) Многостоповый преобразователь врем - код
SU855977A1 (ru) Устройство дл задержки пр моугольных импульсов
JP4264814B2 (ja) 情報処理装置
JPH0427579B2 (enrdf_load_stackoverflow)
CA2066798C (en) Readily settable balanced digital time displays
SU1255984A2 (ru) Преобразователь интервалов времени в цифровой код
JPS639686B2 (enrdf_load_stackoverflow)
JP2646436B2 (ja) タイマ制御方式
JPS6117636Y2 (enrdf_load_stackoverflow)
SU659976A1 (ru) Цифровой измеритель частоты
JPS5414145A (en) Polygonal line decoder of digital type
JPH0214672B2 (enrdf_load_stackoverflow)