JPS5933568A - マイクロコンピユ−タ - Google Patents

マイクロコンピユ−タ

Info

Publication number
JPS5933568A
JPS5933568A JP57143924A JP14392482A JPS5933568A JP S5933568 A JPS5933568 A JP S5933568A JP 57143924 A JP57143924 A JP 57143924A JP 14392482 A JP14392482 A JP 14392482A JP S5933568 A JPS5933568 A JP S5933568A
Authority
JP
Japan
Prior art keywords
signal
pointer
flag
instruction
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57143924A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0122936B2 (enExample
Inventor
Toshiaki Suzuki
敏明 鈴木
Takashi Sakao
坂尾　隆
Katsuhiko Ueda
勝彦 上田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP57143924A priority Critical patent/JPS5933568A/ja
Publication of JPS5933568A publication Critical patent/JPS5933568A/ja
Publication of JPH0122936B2 publication Critical patent/JPH0122936B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/461—Saving or restoring of program or task context

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP57143924A 1982-08-18 1982-08-18 マイクロコンピユ−タ Granted JPS5933568A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57143924A JPS5933568A (ja) 1982-08-18 1982-08-18 マイクロコンピユ−タ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57143924A JPS5933568A (ja) 1982-08-18 1982-08-18 マイクロコンピユ−タ

Publications (2)

Publication Number Publication Date
JPS5933568A true JPS5933568A (ja) 1984-02-23
JPH0122936B2 JPH0122936B2 (enExample) 1989-04-28

Family

ID=15350259

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57143924A Granted JPS5933568A (ja) 1982-08-18 1982-08-18 マイクロコンピユ−タ

Country Status (1)

Country Link
JP (1) JPS5933568A (enExample)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56157541A (en) * 1980-05-06 1981-12-04 Kinki Keisokki Kk Pseudo and multi central processor
JPS57109635A (en) * 1980-11-13 1982-07-08 Goodrich Co B F Preparation of molding composition

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56157541A (en) * 1980-05-06 1981-12-04 Kinki Keisokki Kk Pseudo and multi central processor
JPS57109635A (en) * 1980-11-13 1982-07-08 Goodrich Co B F Preparation of molding composition

Also Published As

Publication number Publication date
JPH0122936B2 (enExample) 1989-04-28

Similar Documents

Publication Publication Date Title
JP3776449B2 (ja) マルチタスク低電力制御装置
US5390329A (en) Responding to service requests using minimal system-side context in a multiprocessor environment
JP4117202B2 (ja) マルチプロセッサ・コンピュータ・システムのためのスレッド・ディスパッチ機構及び方法
US8468540B2 (en) Interrupt and exception handling for multi-streaming digital processors
US6789100B2 (en) Interstream control and communications for multi-streaming digital processors
JPH0353328A (ja) レジスタ退避回復方法ならびに処理装置
US7032099B1 (en) Parallel processor, parallel processing method, and storing medium
US6581089B1 (en) Parallel processing apparatus and method of the same
KR960003045B1 (ko) 마이크로프로세서
JPS5933568A (ja) マイクロコンピユ−タ
WO2000070482A1 (en) Interrupt and exception handling for multi-streaming digital processors
Chaudhry et al. A case for the multithreaded processor architecture
JPH03188531A (ja) 時分割マルチタスク実行装置
WO1992003783A1 (en) Method of implementing kernel functions
JP3493768B2 (ja) データ処理装置
JPH0375832A (ja) 仮想計算機制御方式
JPH1153327A (ja) マルチプロセッサシステム
JPH0683640A (ja) 割込応答処理方式
JPS61264442A (ja) コンパイル装置
JPH02150948A (ja) マイクロコンピュータ
JPH0348938A (ja) 仮想計算機方式
KR19990060505A (ko) 멀티프로세싱이 가능한 티브이 시스템
JPH02113363A (ja) マルチプロセッサシステムにおけるタイムスライス制御方式
JPH11353193A (ja) マルチプログラミング実行制御方法
JPH0421032A (ja) マルチタスク実行装置