JPS5925223A - Method for cleaning of substrate and device therefor - Google Patents

Method for cleaning of substrate and device therefor

Info

Publication number
JPS5925223A
JPS5925223A JP13366882A JP13366882A JPS5925223A JP S5925223 A JPS5925223 A JP S5925223A JP 13366882 A JP13366882 A JP 13366882A JP 13366882 A JP13366882 A JP 13366882A JP S5925223 A JPS5925223 A JP S5925223A
Authority
JP
Japan
Prior art keywords
substrate
oxygen
wavelength
substrate surface
resist
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13366882A
Other languages
Japanese (ja)
Inventor
Yoshiaki Mimura
三村 義昭
Fumihiko Yanagawa
柳川 文彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP13366882A priority Critical patent/JPS5925223A/en
Publication of JPS5925223A publication Critical patent/JPS5925223A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)

Abstract

PURPOSE:To improve the resist adhesive property even when a low-temperature prebaking treatment is performed at 70 deg.C or thereabout and to enable to perform a resist coating process at a low temperature by a method wherein a substrate is cleaned by exposing its surface to neutral oxygen excitation atoms. CONSTITUTION:The substrate 5 is placed on a conveyer belt 21. Oxygen or oxygencontaining gas is led from a gas introducing hole 3. A low pressure mercury-arc lamp 1 irradiates ultraviolet rays having the wavelength of 184.9nm and 254.7nm respectively on the substrate 5. Oxygen is converted to ozone gas by performing an ultraviolet irradiating process, the formed ozone gas is decomposed by ultraviolet rays, and an oxygen radical having very strong oxidizing force is formed. Said oxygen radical remove by oxidizing and decomposing the attracted contamination layer on the surface of the substrate 5.

Description

【発明の詳細な説明】 本発明は、SlまたはSl化合物から成る基板」二に所
望のし/ストパクンを形成する際に必要な基板クリーニ
ング法及び基板クリ−ニック装置に関し、特に半導体集
積回路装置、ジョセフノン集積回路装置等の81系基板
上に所望のし/ストパタ/を形成する場合に適用して好
適な基板クリーニング法および基板クリーニング装置に
関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a substrate cleaning method and a substrate cleaning apparatus necessary for forming a desired layer/stopper on a substrate made of Sl or an Sl compound, and in particular to a semiconductor integrated circuit device, The present invention relates to a substrate cleaning method and a substrate cleaning apparatus suitable for forming a desired pattern/stop pattern on an 81 series substrate such as a Josephnon integrated circuit device.

まず、当該技術の現状を以下に概説する。First, the current state of the technology will be outlined below.

Slまたは8i化合物表面から成る基板上に、りレゾー
ルノボラック樹脂とキノンシア7F化合物から成るポジ
型ホトレジスト レート等の電子ービートレジストを塗布して、レジスト
膜を形成する場合において、基板と上記レジスト膜との
イ・1着141−を向上させて)なめ、上記レジスト膜
を塗布する直前にヘギザメチルジ/ラザ/(11N=I
I)S)等て代表される有機ンラン液を塗布する方法が
広く用いられている。これについては、上記Si化合物
表面には、通常011基か吸着されており、かような吸
着層が存在する基板表面に対する」−記レノスト膜の付
着性は極めて不良であることが知られCいる。それ故、
かような吸着層が存在する基板表面にIIML)Sを塗
イli して加熱することにより、81基板表面で下記
の式(1)で示される。
When a resist film is formed by applying an electron beam resist such as a positive photoresist consisting of a resol novolac resin and a quinone sia 7F compound to a substrate having a surface of a Sl or 8i compound, the difference between the substrate and the resist film is Immediately before applying the resist film, apply Hegizamethyldi/Raza/(11N=I
A method of applying an organic lantern solution such as I)S) is widely used. Regarding this, it is known that 011 groups are usually adsorbed on the surface of the Si compound, and the adhesion of the Rennost film to the substrate surface on which such an adsorption layer exists is extremely poor. . Therefore,
By applying IIML)S to the surface of the substrate on which such an adsorption layer exists and heating it, the following formula (1) is obtained on the surface of the 81 substrate.

2si−OIl+(Si (Cll!,)、、]、Nl
l→2si −、o−Si ( ell  )  十N
l13↑ ・ (1)3ろ なる反)、i,、か、jμ行し、当該基板表向に−8;
(Cl13)。
2si-OIl+(Si (Cll!,), ], Nl
l→2si −, o-Si (ell) 10N
l13↑ ・ (1) 3 rows), i, , jμ rows, -8 on the surface of the substrate;
(Cl13).

から成る反応層か形成される。かような反応層が形成さ
れたS1系基板表面と前記のし/スト膜の利幅(JJは
極めて良好であるだめ、この結果とじてSI系系板板表
面付着性の極めて良好万しジスト膜を形成することがで
きる。しかるに、強固な上記反応層を形成するには、i
f lν11)S塗布後に加熱処理を行なう必要がある
。この反応層が不十分な場合には、実用に十分耐えつる
レノスト伺着性が得られない0捷だ・この加熱処理は、
一般にIIN=II)S塗布後に引き続いて実施される
し/スト塗布後のプリベーク処理によって代用される場
合が多い。。
A reaction layer consisting of The profit margin between the S1 substrate surface on which such a reaction layer is formed and the above-mentioned resist film (JJ is extremely good, and as a result, the resist film has extremely good adhesion to the surface of the SI substrate). However, in order to form a strong reaction layer, i
f lν11) It is necessary to perform heat treatment after S coating. If this reaction layer is insufficient, it will not be possible to obtain lennost adhesion that is sufficient for practical use.
Generally, IIN=II) is carried out subsequent to S coating, and is often substituted by pre-bake treatment after S coating. .

第  1  表 第1表は、メチルイソブチルケトン( M I旧く)で
あらかじめ洗浄したSi0蒸着膜、S1結晶、熱酸化S
102膜の各基板に出\4DSを塗布したのち、AZ 
− 1470レジスト(7ノブレイ社商品名)を1、1
μI’11の厚さに塗布し、さらに対流型ヘーク炉中、
70〜90゛Cの各温度てろ0分間プリベーク処理を行
ない、通鹿の光露光法でパタンを焼き付けだのち、純水
で2倍に希釈したAZ,現像液中で約2分間現像して得
たし/ストパタンの消失の有無およびその程度から、し
/ストの刺着性を判定し/こ結果を示しだものである。
Table 1 Table 1 shows the Si0 vapor deposited film, S1 crystal, and thermally oxidized S
After applying 4DS to each substrate of 102 films, AZ
- 1470 resist (7 Nobley product name) 1, 1
The coating was applied to a thickness of μI'11, and then further heated in a convection Haake oven.
After pre-baking for 0 minutes at each temperature between 70 and 90 degrees Celsius, the pattern was printed using Toshika's light exposure method, and then developed for about 2 minutes in an AZ developer diluted twice with pure water. Based on the presence or absence and degree of disappearance of the stain/stripe pattern, the stickiness of the stain/strike is determined/results are shown.

第1表の結果から、3種のいずれの81系基板において
も、し/ストパタンの消失のない極めて良クイな刺着性
を得るには、温度85〜90℃以」二のプリベーク処理
が必要であることかわかる。ところが、−」、d己しジ
スト材料中に含−1才′する感光剤を90℃l以J−に
加熱すると熱分角イが生ずる結果レジスト感度の低Fか
みられる。寸だ、鉛合金から成るジー1七フノン集積回
路の製造てに、、鉛合金の耐熱性等の関係から、出来る
たけ低温て処理することがV’((°隻であり、通常ブ
リヘーク温度の上限は70℃に制限されている。
From the results in Table 1, for all three types of 81-based substrates, a pre-bake treatment at a temperature of 85 to 90°C is necessary to obtain extremely good stickiness without loss of the pattern. I understand that it is. However, when the photosensitive agent contained in the resist material is heated above 90 DEG C., a thermal splitting angle occurs, resulting in a low resist sensitivity. In fact, when manufacturing integrated circuits made of lead alloys, it is necessary to process them at as low a temperature as possible due to the heat resistance of the lead alloy. The upper limit is limited to 70°C.

しかイ)に、70℃セ,1度の温度のプリベーク処理で
QJ1第1表から明らか々ように、不[分なレジスト膜
(=1着性しかイ()られない結果、これらS1系基板
十に所望のし/ストパタンをイ1することは極めて困廃
(であることから、新規かレヅスト塗布力法の開発が強
く要請されていた。
However, as is clear from Table 1 of QJ1, pre-baking at a temperature of 70°C and 1°C resulted in an insufficient resist film (=1 adhesion), resulting in these S1-based substrates Since it is extremely difficult to obtain exactly the desired coating/stripping pattern, there has been a strong demand for the development of a new resist coating force method.

本発明の目的は、上述の要請に応えて、従来技術の欠点
を無くした、すなわち70℃程度の低温のプリベーク処
理においても十分なる付着性を有するレジスト膜を得る
だめの新規な基板クリーニング方法およびその装置を提
供することにある。
SUMMARY OF THE INVENTION In response to the above-mentioned needs, an object of the present invention is to provide a novel substrate cleaning method that eliminates the drawbacks of the prior art, that is, to obtain a resist film with sufficient adhesion even during pre-baking at a low temperature of about 70°C. Our goal is to provide that device.

」1記の目的のだめの本発明の基板クリーニング法の特
徴とするところは、中性の酸素励起原子中に基板表面を
さらす工程を含んで々ることにあり、本発明の基板クリ
ーニング装置の特徴とするところは、波長195n+n
以内と波長240 〜260 onの紫外線を同時に放
射する紫外線ランプと、酸素壕だは酸素と不活性ガスの
混合カス導入孔を有して成ることにある。
A characteristic feature of the substrate cleaning method of the present invention, which achieves the purpose of item 1, is that it includes a step of exposing the substrate surface to neutral oxygen excited atoms, and a characteristic of the substrate cleaning apparatus of the present invention. where the wavelength is 195n+n
The oxygen trench includes an ultraviolet lamp that simultaneously emits ultraviolet light with a wavelength of 240 to 260 on, and a hole for introducing a mixture of oxygen and inert gas.

上記において、中性の酸素励起原子中に基板表面をさら
す工程は、空気中才たは酸素雰囲気中で波長1 8 4
. 9 111nと波長254. 7 nmの紫外線を
放射する低圧水銀灯て、基板表面を照射する工程でもよ
く、あるいは、減圧下の酸素雰囲気に高周波電力を印加
して発生させた酸素−Jjスノシス゛マ中の酸素励起原
r−を基板表面に照射する工程でも」、いものである。
In the above, the step of exposing the substrate surface to neutral oxygen excited atoms is carried out in air or in an oxygen atmosphere with a wavelength of 1 8 4
.. 9 111n and wavelength 254. A process may be used in which the surface of the substrate is irradiated with a low-pressure mercury lamp that emits ultraviolet rays of 7 nm, or the oxygen excitation source r- in the oxygen -JJ Snosismer produced by applying high-frequency power to an oxygen atmosphere under reduced pressure may be applied to the substrate. Even the process of irradiating the surface is dangerous.

なお、上記において、前記の基板表面はSi −47だ
に1、Si化合物基板表面にして、前記の中性の酸素励
起原r−中VC基板表面をさらす工程の処理を施したの
ち、前記の基板表面上にヘキザメチル/ンラザ/を塗布
し、さらにレジスト膜を塗布する工程を含んでなるもの
も不発明の一実施例にして、本発明の権利範囲に属する
ものであることは勿論である。
In the above, the surface of the substrate is made of Si-47, and the surface of the Si compound substrate is subjected to the process of exposing the surface of the VC substrate to the neutral oxygen excitable source r-. It goes without saying that a method comprising the steps of applying hexamethyl/nraza/ on the surface of the substrate and further applying a resist film is also an example of non-invention and falls within the scope of the present invention.

このような本発明によれは、70℃程度の低温のブリヘ
ーク処理においても、極めて良好なリンスl−(11着
刊かイ()られろものである1゜以Fに、本発明を、図
面を参照して、さらに具体的に説明ずろ。
According to the present invention, the present invention can be applied to a temperature below 1°F, which is extremely good even in the low-temperature rinsing process of about 70°C. Please refer to this for a more detailed explanation.

第1図は本発明の−”*施例になる基板クリ−ニック装
置を(+!:iえ/ζし/スト塗布装置の原理を説明す
る/(めの側断面説明図である。
FIG. 1 is a side cross-sectional explanatory view of a substrate cleaning apparatus according to an embodiment of the present invention.

第1図に4ついて、符号1.1、・・・は不発明の基板
クリーニング処理用の低圧水銀灯群、21および22は
ウェーハ搬送ベルト、6は酸素捷たは酸素を含むガスの
導入孔、4はガス排気孔、5はウェーハ、6はレジスト
スピンナのウェーハチャック、7はへキザメチルジ/ラ
ザン(111VII)S )の滴F孔、8はし/スl−
液の滴下孔、9はウエーノ・搬出部、10はウェーハ収
納部である。
1, numerals 1.1, . . . are a group of uninvented low-pressure mercury lamps for cleaning substrates, 21 and 22 are wafer conveyor belts, 6 is an introduction hole for oxygen extraction or a gas containing oxygen; 4 is a gas exhaust hole, 5 is a wafer, 6 is a wafer chuck of a resist spinner, 7 is a droplet F hole for hexamethyldi/lasane (111VII) S), 8 is a droplet/sl-
A liquid dripping hole, 9 a wafer/unloading section, and 10 a wafer storage section.

第1図を参照して、低圧水銀灯群1.1、・・・は、管
利質が合成石英カラスから成るU字型の定格人力40W
のランプ4組から構成されており、ランプ中心からウエ
ーノ・表面捷での距離は約1511)Inである。カス
導入孔6から、酸素カスを1017m i n の流量
で供給した場合、ウェー7・50面上における紫外線強
度を測定したところ、波長184、9 nmの輝線で約
5001tW / cm2、波長253、711111
の輝線で約10μW / C1112であり、この場合
のウエーノ・近傍におけるオゾン濃度は70〜1001
月月11 であつ/こ。
Referring to Fig. 1, the low-pressure mercury lamp group 1.1, .
It consists of 4 sets of lamps, and the distance from the center of the lamps to the surface of the lamp is approximately 1511) In. When oxygen sludge is supplied from the sludge introduction hole 6 at a flow rate of 1017 m i n , the ultraviolet intensity on the wafer 7 and 50 surfaces was measured, and the emission line at wavelength 184 and 9 nm was approximately 5001 tW/cm2, and wavelength 253 and 711111 tW/cm2.
The emission line is about 10μW/C1112, and in this case the ozone concentration near Ueno is 70~1001
Month 11 Deatsu/ko.

ウェーハ搬出部9にセットしたウェーハを搬送ベルト2
1にのせ、オゾンガスの存在下で、不発明の基板クリー
ニング法を適用する紫外線照射を行なう。紫外線照射時
間の調節は搬送ベルト21の搬送速度を調節することに
よ一ンて行なう。紫外線照射処理に引き続いて、レジス
トスピンナのウェーハチー1ツク6上に当該ウエーノ・
を移動し、111\I l) S沼11・孔7よりII
MI)Sを当該基板上に滴下すると同時につ工−ノ・チ
ャックを回転することによ−〕て、当該11ilvll
)Sを回転塗布したのに引き続き、レジスト液の滴1・
孔8よりレジスト液を滴下し、同様にし/スト膜を回転
塗布し、最後にウエーノ・搬送ヘル)・22によりウェ
ー・・搬出部10に当該ウェーハを収納して工程d、完
了する。
The wafer set in the wafer unloading section 9 is transferred to the conveyor belt 2.
1, and ultraviolet irradiation is performed in the presence of ozone gas using an uninvented substrate cleaning method. The ultraviolet irradiation time is adjusted by adjusting the conveyance speed of the conveyor belt 21. Following the ultraviolet irradiation treatment, the wafer is placed on the wafer chip 6 of the resist spinner.
Move 111\I l) II from S Swamp 11/hole 7
By dropping MI)S onto the substrate and rotating the chuck at the same time,
) After spin-coating S, apply 1 drop of resist solution.
A resist solution is dropped from the hole 8, and a resist film is applied by rotation in the same manner.Finally, the wafer is stored in the wafer unloading section 10 by the wafer conveyor 22, and step d is completed.

つきに、前記の本発明の基板クリ−ニック法を適用した
し/スl−塗布装置を用いた塗布方法の実施例について
、以1・−に、詳述する。
In the following, an embodiment of a coating method using a coating apparatus to which the substrate cleaning method of the present invention is applied will be described in detail in 1.--.

なお、以1−の謀5明においては、本発明によらぬ比較
例試別についても併せ記載しで、その対照において本発
明の効果を実証1′ることにした。
It should be noted that in the following plan 1-5, we will also describe a comparison test that is not based on the present invention, and we will demonstrate the effects of the present invention in this comparison.

表面か5iO1SI′+た1lSl’、 S+ 02か
ら成る基板を濃硫酸ど1lFfi酸化水素水の混合液に
約10分間浸漬したのち、純水中で水洗処理して乾燥し
たもの、メチルイソブチルケトン(Ml 13K ) 
中で約20分間超音波洗浄後新鮮なM 113 Kでリ
ンスしたのち乾燥したもの、アセトン中で約20分間超
音波洗浄後新鮮なアセトン中で、引き続きエタノール中
でリンスしたのち乾燥したもの、および基板の洗浄処理
を行なわない基板を各々2組用意した。
The surface of the substrate was immersed in a mixture of concentrated sulfuric acid and 1lFfi hydrogen oxide for about 10 minutes, then washed in pure water and dried. 13K)
Ultrasonic cleaning in acetone for about 20 minutes followed by rinsing with fresh M 113 K and drying; Ultrasonic cleaning in acetone for about 20 minutes followed by rinsing in fresh acetone and then ethanol and drying; Two sets of substrates were each prepared without being subjected to substrate cleaning treatment.

寸ず、1組は前記の本発明の基板クリーニング法を適用
した紫外線照射装置を用いて、当該基板表面に紫外線を
約1分間照射したのち、ヘキザメチルジンラザン(1−
IMD8)を20[]0叩11)で約10秒間回転塗布
した。さらに引き続き、 AZ−1470し/スト(/
ノブレイ社商品名)を5000 rpmで約20秒間回
転塗布した。続いて、70℃に加熱した対流式オーブン
中で50分間プリヘーキ/り処理を行なった。これによ
って、本発明による基板クリーニンク処理を含むレジス
ト塗布工程が完了し、塗布膜厚1.1μ!】]の]AZ
−1470レジストが得られた。
For one set, the surface of the substrate was irradiated with ultraviolet rays for about 1 minute using an ultraviolet irradiation device to which the substrate cleaning method of the present invention was applied, and then hexamethylzine lazan (1-
IMD8) was spin coated at 20 []0 strokes 11) for about 10 seconds. Furthermore, AZ-1470/strike (/
Nobley Co., Ltd. (trade name) was spin-coated at 5000 rpm for about 20 seconds. Subsequently, a pre-hake treatment was performed for 50 minutes in a convection oven heated to 70°C. As a result, the resist coating process including the substrate cleaning process according to the present invention is completed, and the coating film thickness is 1.1 μm! ]] of]AZ
-1470 resist was obtained.

丑だ、もう1組の基板は、本発明によらぬ比較例試別の
ものにして、この1組の基板には、従来のし/スト塗布
上程と同様に、上記紫外線照射による基板クリ−・・ン
グ処理を?jなわず、IIMI)S塗布処即以降のし/
スト塗布エセ、°を、上記処理条件と同−条イ11: 
FC−U行なった。
Unfortunately, the other set of substrates was used as a comparative example that is not based on the present invention, and this set of substrates was treated with the above-mentioned substrate cleaning method using ultraviolet irradiation in the same manner as in the conventional laser/spray coating process. ... processing? Immediately after the S coating treatment/
Stret coating process, °, same treatment conditions as above - Strip A11:
I went to FC-U.

これらし/スト塗布工程済みの2組の基板上に、通常の
光露光方式によってテストバタンを転写し、A7.現像
液(1・1希釈液)にて2分間現(’i: L、水洗乾
燥した。
Test battens were transferred onto these two sets of substrates that had undergone the coating process using a normal light exposure method, and A7. Developed for 2 minutes in a developer (1.1 diluted solution) ('i: L, washed with water and dried).

このようしこして形成したし/ス)・パタンノ外観を顕
微鏡1ζて観察することにより、レヅスト膜の471着
性を評価することかできる。ずなわち、刺着17I:が
橙めで良好な場合は、寸法が17zl11以下の孤立し
たバタン寸で基板から流失せずに存在するのに対し、刺
着性か悪い場合r土、寸法か1Qノ++n以上の777
寸で基板から離脱・流失する。
By observing the appearance of the thus formed resist film using a microscope, the adhesion of the resist film to 471 can be evaluated. In other words, if the stickiness 17I: is orange and good, there will be an isolated bump size of 17zl11 or less without being washed away from the substrate, whereas if the stickiness is poor, the size is r soil, the size is 1Q. 777 of ノ++n or more
It separates from the board and is washed away at a moment's notice.

し、ブ乙か−)で、このようガ観察結果から44着性を
4段階に外灯1し、前記の各基板利質とその洗浄方法、
および紫外線照射による基板クリー二/グの基板前処理
!ljの有無の、各試別について評価した結果を第2表
に示す。
Based on these observation results, we set the adhesion properties to four levels under outdoor lighting, and determined the adhesion properties of each substrate and its cleaning method as described above.
And substrate pretreatment for substrate cleaning/grinding by ultraviolet irradiation! Table 2 shows the evaluation results for each test with and without lj.

第2表 第2表に示されているように、紫外線照射による基板ク
リーニング処理を行なわない従来の塗布工程のものは、
レジスト利幅性が不良〜良好のいずれかに分類されたの
に対し、本発明による基板クリーニング処理である紫外
線照射の基板前処理を行なったものは、いずれも′極め
て良好″と、最」二級に分類されており、本発明の基板
クリーニング法による紫外線照射処理がレジメ1−利幅
件の改善に顕著な効果を示すことは明らかである。
Table 2 As shown in Table 2, the conventional coating process, which does not involve cleaning the substrate by ultraviolet irradiation,
Resist margins were classified as poor to good, while those that underwent substrate pretreatment of ultraviolet irradiation, which is the substrate cleaning process of the present invention, were all classified as ``extremely good'' and ranked as ``second class''. It is clear that the ultraviolet irradiation treatment according to the substrate cleaning method of the present invention has a remarkable effect on improving the profit margin condition of Regime 1.

寸だ、第6表は、SiO膜基板に対する本発明の基板ク
リm:・ツク法による紫外線照射の基板前処理時間の効
果を調べた結果を示すもので、処理条件並びに評価方法
は第2表の場合と同様である。
Table 6 shows the results of investigating the effect of substrate pretreatment time of ultraviolet irradiation using the substrate cream method of the present invention on SiO film substrates, and the processing conditions and evaluation methods are shown in Table 2. The same is true for .

第    ろ    表 第5表の結果からも、15秒程度の本発明による紫外線
照射処理によ−)で、し/ス)(=1着性か顕著に改善
さハでいることか明V)かである。
From the results in Table 5, it is clear that the UV irradiation treatment according to the present invention for about 15 seconds significantly improved adhesion. It is.

第2表およ0・第ろ表に示した如く、IIMI)S塗布
前の本発明の基板クリーニング法による紫外線照射処理
によ一′)で、レゾスト令1着性か顕著に改善される理
由は、つきのとおりである。、すなわち、基板表面には
、通′小炭化水素を主成分とする単分子層〜数5) 7
層の吸着汚染層が存在する。この吸着7ri染層は、以
前の処理工程で残存したレジスト残渣物\・抗a量液4
つ・よ0・空気中からの吸着によって必然的に発生ずろ
。とのような吸着汚染層がS+系語基板表面存在する場
合、tl M I) Sの塗布によって前述の化学反応
式(1)で示した如き反応が十分に進行するだめには、
85〜90℃の温度の熱処理が必要であることは第1表
に示した結果から明らかである。
As shown in Table 2 and Table 0 and 0, the reason why the resist adhesiveness is significantly improved by ultraviolet irradiation treatment according to the substrate cleaning method of the present invention before application of IIMI)S is as stated. That is, on the surface of the substrate, there is usually a monomolecular layer containing small hydrocarbons as the main component ~ number 5) 7
There is a layer of adsorption contamination. This adsorption 7ri dye layer is made up of resist residues \ and anti-a liquid 4 remaining from the previous treatment process.
It inevitably occurs due to adsorption from the air. If an adsorbed contamination layer such as tl M I) exists on the surface of the S+ series substrate, in order for the reaction shown in the above chemical reaction formula (1) to proceed sufficiently by applying S,
It is clear from the results shown in Table 1 that heat treatment at a temperature of 85 to 90°C is necessary.

ところが、本発明による基板クリー二ンク法、すなわち
、紫外線照射処理によって、大気中の酸素がオゾンガス
に変化し、さらに生成されたオゾンガスが紫外線によっ
て分解して、酸化力の極めて強力な酸素ラジカルが生成
し、その結果、基板表面」−の炭化水素を主成分とする
吸着汚染層が酸素ラジカルによってCO2と1120に
酸化・分解されて除去されることにより、汚染層のない
真正なSi系表面を露出させるととがてきたと判断され
る。
However, due to the substrate cleaning method of the present invention, that is, ultraviolet irradiation treatment, oxygen in the atmosphere is changed to ozone gas, and the ozone gas generated is further decomposed by ultraviolet rays, producing oxygen radicals with extremely strong oxidizing power. As a result, the adsorbed contamination layer mainly composed of hydrocarbons on the substrate surface is oxidized and decomposed into CO2 and 1120 by oxygen radicals and removed, exposing the genuine Si-based surface without any contamination layer. If you do so, it will be judged as having become sharp.

その結果、その後に塗布したl−I M ]) SとS
l系表面との反応が極めて容易となって、第2表、第6
表に示す如く、70℃・60分間の熱処理のみによって
、II I’VI D SとSl系表面との必要十分な
化学反応か進行して、罹めて良好なレジスト付着性をイ
()ることかできるものである。
As a result, the subsequently applied l-I M ]) S and S
The reaction with the l-based surface becomes extremely easy, and the results shown in Table 2 and 6
As shown in the table, only by heat treatment at 70°C for 60 minutes, a necessary and sufficient chemical reaction between II'VI D S and the Sl-based surface proceeds, resulting in good resist adhesion. It is something that can be done.

なお、本発明−一、IIMI−)Sか接着剤として有効
な他のレジスト、すなわち、クレゾール・ノボラック型
ホトレジス11、+11M M AやI” 13 M等
のメタクリレ−1・系レジスl−1/こ対しても、本実
施例て示したとFi1様の効果か期待てきることは明ら
かである。
In addition, the present invention-1, IIMI-)S or other resists effective as adhesives, such as cresol novolac type photoresist 11, +11M MA and I''13M etc., methacrylate-1 type resist 1-1/ Even in this case, it is clear that a Fi1-like effect can be expected as shown in this example.

以」二説明した」、うに、本発明に、[す、70℃程度
の低r7+!tブリヘーク処理におい−Cも、極めて良
好々し/ストイ・1着p+か得られるようになった結果
、し/スト塗布工程の低/1臂化かi−1能となり、こ
の結果、:11■に、/ヨセフソン集積l]11路の製
造歩留りの太幅な内子か達成てきる。
As explained above, the present invention has a low r7+ temperature of about 70°C! As a result of being able to obtain a very good t-brihake treatment odor-C, it became possible to obtain a very good /stoy-1 p+, resulting in a low /1 odor or i-1 performance in the c/sto coating process, and as a result: 11 ③/Josephson integration l] A wide range of manufacturing yields of 11 was achieved.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例になろす1(板クリーニック
装置を備えたし7スト塗イII装置の原理を説明するた
めの側断面説明図である。 1.1 低圧水銀すl’ nY ろ 酸素」たれ1、酸素を含むガスの導入孔4 ガスJ
ll気孔    5・・ウェーハ6 ウ・−・・デート
ツク 7・・・II〜IDS滴下孔8 し/ストIMI
IL  9・ウェーハ搬出部10・・ウエーノ・収納部 21.22・・つx −)・搬送ベルト特許出願人  
日本電信電話公社 代理人弁理士  中利純之助
FIG. 1 is a side cross-sectional explanatory view for explaining the principle of a 7-stroke coating II device equipped with a board cleaning device, which is an embodiment of the present invention. 1.1 Low-pressure mercury slurry ' nY Filter Oxygen sauce 1, introduction hole 4 for gas containing oxygen Gas J
ll Pore 5...Wafer 6 U...Dating 7...II~IDS dripping hole 8 Shi/St IMI
IL 9・Wafer unloading section 10・Wafer storage section 21.22・・Transfer belt Patent applicant
Junnosuke Nakatoshi, patent attorney representing Nippon Telegraph and Telephone Public Corporation

Claims (1)

【特許請求の範囲】 (I  It’ (i−の酸素励起原子中に基板表面を
さらす工程を含んて成ることを特徴とする基板クリー二
ンク法。 (2)  前記の中1′1″の酸素励起原子中に基板表
面をさらず1−ギ、!r」1、空気中寸だは酸素゛19
囲気中で波長184、9111nと波長254.7 n
uの紫外線を放射する低用水企艮灯で、基板表面をp則
する[程で、(する特許請求の範囲第1項記載の基板ク
リー二ンク法。 (3)  r」il記の中性の酸素励起原子中・に基板
表面をさらす一上程は、減圧下の酸素゛・j)囲気に高
周波電力を印加して発生さぜた酸素ガスゾラスマ中の酸
素励起原−rを基板表面に照射する工程である特許請求
の範囲第1項記、1との基板クリー二ンク法。 (4)  前記の基板表向ば5i−Jだil′iSI化
合物基板表面にして、前記の中性の酸素−励起原子中に
基板表面をさらす工程の処理を施しだのち、前記の基板
表面上にヘキサメチルジ/ラザンを塗布し、さらにし/
スト膜を塗布する工程を含んで成るものである特許請求
の範囲第1項ないし第ろ項のいずれにか記載の基板クリ
ーニング法。 (5)波長195旧】1以内と波長240〜260則1
1の紫外線を同時に放出する紫外線ランプと、酸素捷た
は酸素と不活性ガスの混合ガス導入孔を有して成ること
を特徴とする基板クリーニング装置。
[Claims] (I It' (i) A substrate cleaning method characterized by comprising a step of exposing the substrate surface to excited oxygen atoms. The substrate surface is not exposed to the excited oxygen atoms.
Wavelength 184, 9111n and wavelength 254.7n in surrounding air
A substrate cleaning method according to claim 1 in which the substrate surface is cleaned with a low water consumption lamp that emits ultraviolet rays of 0. The first step of exposing the substrate surface to the oxygen excited atoms is to irradiate the substrate surface with oxygen excited atoms -r in the oxygen gas Zolamasmer generated by applying high-frequency power to the oxygen atmosphere under reduced pressure. 1. A method of cleaning a substrate according to claim 1, which is a process. (4) After applying the step of exposing the substrate surface to the neutral oxygen-excited atoms on the surface of the 5i-J SI compound substrate, Apply hexamethyldi/lasan to the
A substrate cleaning method according to any one of claims 1 to 7, which comprises the step of applying a strike film. (5) Wavelength 195 old] Within 1 and wavelength 240-260 rule 1
1. A substrate cleaning device comprising: an ultraviolet lamp that simultaneously emits ultraviolet rays; and an oxygen exchanger or a mixed gas introduction hole of oxygen and an inert gas.
JP13366882A 1982-08-02 1982-08-02 Method for cleaning of substrate and device therefor Pending JPS5925223A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13366882A JPS5925223A (en) 1982-08-02 1982-08-02 Method for cleaning of substrate and device therefor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13366882A JPS5925223A (en) 1982-08-02 1982-08-02 Method for cleaning of substrate and device therefor

Publications (1)

Publication Number Publication Date
JPS5925223A true JPS5925223A (en) 1984-02-09

Family

ID=15110114

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13366882A Pending JPS5925223A (en) 1982-08-02 1982-08-02 Method for cleaning of substrate and device therefor

Country Status (1)

Country Link
JP (1) JPS5925223A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60149132A (en) * 1984-01-17 1985-08-06 Wakomu:Kk Semiconductor treating device
JPS61194830A (en) * 1985-02-25 1986-08-29 Dainippon Screen Mfg Co Ltd Organic material removing device for substrate
JPS6315710A (en) * 1986-07-08 1988-01-22 Toshiba Corp Cleaning device
US4782563A (en) * 1986-05-06 1988-11-08 Yoshida Kogyo K. K. End stop for slide fasteners
US4817252A (en) * 1986-05-06 1989-04-04 Yoshida Kogyo K. K. Fluid-tight slide fastener
CN1111899C (en) * 2000-04-11 2003-06-18 北京高力通科技开发公司 Ultraviolet surface cleaning machine

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60149132A (en) * 1984-01-17 1985-08-06 Wakomu:Kk Semiconductor treating device
JPS61194830A (en) * 1985-02-25 1986-08-29 Dainippon Screen Mfg Co Ltd Organic material removing device for substrate
JPH0241897B2 (en) * 1985-02-25 1990-09-19
US4782563A (en) * 1986-05-06 1988-11-08 Yoshida Kogyo K. K. End stop for slide fasteners
US4817252A (en) * 1986-05-06 1989-04-04 Yoshida Kogyo K. K. Fluid-tight slide fastener
JPS6315710A (en) * 1986-07-08 1988-01-22 Toshiba Corp Cleaning device
JPH0362128B2 (en) * 1986-07-08 1991-09-25 Toshiba Kk
CN1111899C (en) * 2000-04-11 2003-06-18 北京高力通科技开发公司 Ultraviolet surface cleaning machine

Similar Documents

Publication Publication Date Title
JPH06267810A (en) Preparation of method of resisting and evening it silylation and integrated circuit device
KR0170558B1 (en) Method for manufacturing a semiconductor device
JPS5925223A (en) Method for cleaning of substrate and device therefor
JP4219348B2 (en) Fine processing method
JPH01154050A (en) Pattern forming method
JPS6315240A (en) Patterning method and resist
JPH0334053B2 (en)
JPH05182904A (en) Forming method for pattern
JPS6331137A (en) Formation of interlayer insulating film for multilayer interconnection
JPH02177420A (en) Wafer periphery aligner
JPS58188131A (en) Method for enhancement in adhesive property between resist and substrate
KR100497197B1 (en) Exposing method of semiconductor wafer
KR100215899B1 (en) Process for forming contact of semiconductor device
JPH0831714A (en) Manufacture of semiconductor device
JPS63115337A (en) Processing of photoresist
JPS6158235A (en) Resist processing method
JPH0851059A (en) Manufacture of semiconductor device
JPH0757995A (en) Formation of resist pattern
JPH0822116A (en) Pattern forming method
JPS5852634A (en) Photosensitive composition
JPS59119725A (en) Forming method of minute pattern
JPH10172892A (en) Method for manufacturing semiconductor device
JPS5925228A (en) Method for lift-off process
JPS59181534A (en) Pattern formation
JPS60245138A (en) Forming method of silicon oxide film