JPS59221127A - 時定数回路 - Google Patents

時定数回路

Info

Publication number
JPS59221127A
JPS59221127A JP9658383A JP9658383A JPS59221127A JP S59221127 A JPS59221127 A JP S59221127A JP 9658383 A JP9658383 A JP 9658383A JP 9658383 A JP9658383 A JP 9658383A JP S59221127 A JPS59221127 A JP S59221127A
Authority
JP
Japan
Prior art keywords
output
tap coefficient
gate
counter
tap
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9658383A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0149212B2 (enExample
Inventor
Setsu Fukuda
福田　節
Toshitaka Tsuda
俊隆 津田
Kazuo Yamaguchi
一雄 山口
Takafumi Nakajo
中条　孝文
Tadakatsu Kimura
木村　忠勝
Norio Tamaki
規夫 玉木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP9658383A priority Critical patent/JPS59221127A/ja
Publication of JPS59221127A publication Critical patent/JPS59221127A/ja
Publication of JPH0149212B2 publication Critical patent/JPH0149212B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • H04L25/03038—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a non-recursive structure

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Filters That Use Time-Delay Elements (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
JP9658383A 1983-05-31 1983-05-31 時定数回路 Granted JPS59221127A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9658383A JPS59221127A (ja) 1983-05-31 1983-05-31 時定数回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9658383A JPS59221127A (ja) 1983-05-31 1983-05-31 時定数回路

Publications (2)

Publication Number Publication Date
JPS59221127A true JPS59221127A (ja) 1984-12-12
JPH0149212B2 JPH0149212B2 (enExample) 1989-10-24

Family

ID=14168961

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9658383A Granted JPS59221127A (ja) 1983-05-31 1983-05-31 時定数回路

Country Status (1)

Country Link
JP (1) JPS59221127A (enExample)

Also Published As

Publication number Publication date
JPH0149212B2 (enExample) 1989-10-24

Similar Documents

Publication Publication Date Title
JPH06500913A (ja) 適応フィルタの更新係数を最適化する方法
EP0142144A3 (en) Fractionally spaced equalization method and equalizer using nyquist-rate coefficient updating
JPH0746788B2 (ja) 自動線路等化器
JPS59221127A (ja) 時定数回路
WO1996019757A1 (en) Controller for nonlinear systems and methods of use thereof
US4820993A (en) Digital phase lock loop
US6282253B1 (en) Post-filtered recirculating delay-locked loop and method for producing a clock signal
TWI746270B (zh) 具有均衡功能的發送器
US10979253B2 (en) Method for controlling gain of multi-stage equalizer of serial data receiver
US7583729B2 (en) Adaptive equalizer and related method thereof
Papaodysseus A robust, parallelizable, O (m), a posteriori recursive least squares algorithm for efficient adaptive filtering
US11108601B2 (en) Method for controlling gain of multi-stage equalizer of serial data receiver
JPH0248994B2 (ja) Shingohoseisochi
JPH0129877Y2 (enExample)
JPH0738441A (ja) Ａ／ｄ変換器
JPH0614623B2 (ja) ディジタル制御形ａｇｃ等化方法
JPH11168381A (ja) 制御信号補償方法、補償制御システムおよびアナログ／デジタル処理システム
JPS60185415A (ja) 線路等化器
JPS63214022A (ja) 受信回路
JPH08227559A (ja) ディジタル信号変調装置
JPH04360422A (ja) 復号化方法
JPS60146522A (ja) 入力回路
JPH0220941A (ja) データ識別回路
JPH0778970B2 (ja) デ−タ処理装置
JPS601910A (ja) 音声ａｇｃ方式