JPS59207097A - バツフアメモリ制御方式 - Google Patents

バツフアメモリ制御方式

Info

Publication number
JPS59207097A
JPS59207097A JP58081168A JP8116883A JPS59207097A JP S59207097 A JPS59207097 A JP S59207097A JP 58081168 A JP58081168 A JP 58081168A JP 8116883 A JP8116883 A JP 8116883A JP S59207097 A JPS59207097 A JP S59207097A
Authority
JP
Japan
Prior art keywords
block
data
memory
buffer memory
request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58081168A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6310461B2 (enrdf_load_stackoverflow
Inventor
Kyoichi Tabata
田畑　享一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP58081168A priority Critical patent/JPS59207097A/ja
Publication of JPS59207097A publication Critical patent/JPS59207097A/ja
Publication of JPS6310461B2 publication Critical patent/JPS6310461B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP58081168A 1983-05-10 1983-05-10 バツフアメモリ制御方式 Granted JPS59207097A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58081168A JPS59207097A (ja) 1983-05-10 1983-05-10 バツフアメモリ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58081168A JPS59207097A (ja) 1983-05-10 1983-05-10 バツフアメモリ制御方式

Publications (2)

Publication Number Publication Date
JPS59207097A true JPS59207097A (ja) 1984-11-24
JPS6310461B2 JPS6310461B2 (enrdf_load_stackoverflow) 1988-03-07

Family

ID=13738924

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58081168A Granted JPS59207097A (ja) 1983-05-10 1983-05-10 バツフアメモリ制御方式

Country Status (1)

Country Link
JP (1) JPS59207097A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6310461B2 (enrdf_load_stackoverflow) 1988-03-07

Similar Documents

Publication Publication Date Title
US7111134B2 (en) Subsystem and subsystem processing method
US4466059A (en) Method and apparatus for limiting data occupancy in a cache
US4779189A (en) Peripheral subsystem initialization method and apparatus
US5249284A (en) Method and system for maintaining data coherency between main and cache memories
JP4395425B2 (ja) 破損データ値を処理するためのデータ処理装置と方法
JPH0668735B2 (ja) キヤツシユメモリ−
US6782452B2 (en) Apparatus and method for processing data using a merging cache line fill to allow access to cache entries before a line fill is completed
JPH0253813B2 (enrdf_load_stackoverflow)
JP3236287B2 (ja) マルチプロセッサシステム
US4419725A (en) Cache/disk subsystem with tagalong copy
JPH11506850A (ja) 多重レベルキャッシュシステムにおけるキャッシュ・スヌーピング・オーバヘッドを減少するための方法および装置
EP0438960B1 (en) Fast store-through cache memory
US4903198A (en) Method for substituting replacement tracks for defective tracks in disc memory systems
US4920536A (en) Error recovery scheme for destaging cache data in a multi-memory system
JPH04336641A (ja) 処理システムにおける使用のためのデータキャッシュおよび方法
US5535358A (en) Cache memory control circuit and method for controlling reading and writing requests
JPS59207097A (ja) バツフアメモリ制御方式
JPS60701B2 (ja) デ−タ処理装置
US6397295B1 (en) Cache mechanism for shared resources in a multibus data processing system
JP2850340B2 (ja) キャッシュメモリ制御回路
JP3494072B2 (ja) キャッシュメモリ及びその障害検出方法
JPH08137753A (ja) ディスクキャッシュ装置
EP0604030A2 (en) Copy back cache tag memory
JPH04243446A (ja) キャッシュ登録制御装置
JPS59207098A (ja) 情報処理装置