JPS5920031A - デ−タ転送装置 - Google Patents

デ−タ転送装置

Info

Publication number
JPS5920031A
JPS5920031A JP12925282A JP12925282A JPS5920031A JP S5920031 A JPS5920031 A JP S5920031A JP 12925282 A JP12925282 A JP 12925282A JP 12925282 A JP12925282 A JP 12925282A JP S5920031 A JPS5920031 A JP S5920031A
Authority
JP
Japan
Prior art keywords
command
circuit
data transfer
channels
chaining
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12925282A
Other languages
English (en)
Japanese (ja)
Other versions
JPS622349B2 (enrdf_load_stackoverflow
Inventor
Shuji Hisanaga
久永　修司
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP12925282A priority Critical patent/JPS5920031A/ja
Publication of JPS5920031A publication Critical patent/JPS5920031A/ja
Publication of JPS622349B2 publication Critical patent/JPS622349B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP12925282A 1982-07-23 1982-07-23 デ−タ転送装置 Granted JPS5920031A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12925282A JPS5920031A (ja) 1982-07-23 1982-07-23 デ−タ転送装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12925282A JPS5920031A (ja) 1982-07-23 1982-07-23 デ−タ転送装置

Publications (2)

Publication Number Publication Date
JPS5920031A true JPS5920031A (ja) 1984-02-01
JPS622349B2 JPS622349B2 (enrdf_load_stackoverflow) 1987-01-19

Family

ID=15004966

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12925282A Granted JPS5920031A (ja) 1982-07-23 1982-07-23 デ−タ転送装置

Country Status (1)

Country Link
JP (1) JPS5920031A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62247443A (ja) * 1986-03-20 1987-10-28 Fujitsu Ltd チヤネル制御方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62247443A (ja) * 1986-03-20 1987-10-28 Fujitsu Ltd チヤネル制御方式

Also Published As

Publication number Publication date
JPS622349B2 (enrdf_load_stackoverflow) 1987-01-19

Similar Documents

Publication Publication Date Title
US3573855A (en) Computer memory protection
US4271466A (en) Direct memory access control system with byte/word control of data bus
US3728693A (en) Programmatically controlled interrupt system for controlling input/output operations in a digital computer
US4523277A (en) Priority interrupt system for microcomputer
US3710349A (en) Data transferring circuit arrangement for transferring data between memories of a computer system
US3287705A (en) Computer system
EP0081358B1 (en) Data processing system providing improved data transfer between modules
JPS5920031A (ja) デ−タ転送装置
JPH04302035A (ja) 割り込み制御装置
US3729716A (en) Input/output channel
JPS6331806B2 (enrdf_load_stackoverflow)
JPH0227596A (ja) 半導体メモリ
JPH0131224B2 (enrdf_load_stackoverflow)
JP2752834B2 (ja) データ転送装置
JPS5850410Y2 (ja) 割込み優先順位制御装置
JPS6039265A (ja) デ−タ転送方式
JPS63153635A (ja) デ−タ転送速度指定方式
JPS6029137B2 (ja) チヤネル制御方式
JPS6252342B2 (enrdf_load_stackoverflow)
JPS63132362A (ja) コマンド動作制御方式
JPS58220542A (ja) デ−タ通信インタフエ−ス回路
JPS6126703B2 (enrdf_load_stackoverflow)
JPH0424733B2 (enrdf_load_stackoverflow)
JPS59103150A (ja) マイクロプログラム制御方式
JPS61273659A (ja) デ−タ処理方式