JPS59198592A - 半導体記憶装置における書込み回路 - Google Patents
半導体記憶装置における書込み回路Info
- Publication number
- JPS59198592A JPS59198592A JP58072882A JP7288283A JPS59198592A JP S59198592 A JPS59198592 A JP S59198592A JP 58072882 A JP58072882 A JP 58072882A JP 7288283 A JP7288283 A JP 7288283A JP S59198592 A JPS59198592 A JP S59198592A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- write
- address
- reference voltage
- memory cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58072882A JPS59198592A (ja) | 1983-04-27 | 1983-04-27 | 半導体記憶装置における書込み回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58072882A JPS59198592A (ja) | 1983-04-27 | 1983-04-27 | 半導体記憶装置における書込み回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59198592A true JPS59198592A (ja) | 1984-11-10 |
| JPH0517640B2 JPH0517640B2 (enrdf_load_stackoverflow) | 1993-03-09 |
Family
ID=13502144
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58072882A Granted JPS59198592A (ja) | 1983-04-27 | 1983-04-27 | 半導体記憶装置における書込み回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59198592A (enrdf_load_stackoverflow) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6370996A (ja) * | 1986-09-11 | 1988-03-31 | Fujitsu Ltd | 半導体記憶装置 |
| KR100480900B1 (ko) * | 1998-01-13 | 2005-07-07 | 주식회사 하이닉스반도체 | 반도체메모리 |
| JP2013527551A (ja) * | 2010-04-30 | 2013-06-27 | フリースケール セミコンダクター インコーポレイテッド | ワン・タイム・プログラマブル・メモリの書き込みイネーブルを検証するための回路 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56137582A (en) * | 1980-03-31 | 1981-10-27 | Chiyou Lsi Gijutsu Kenkyu Kumiai | Write-in input circuit |
-
1983
- 1983-04-27 JP JP58072882A patent/JPS59198592A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56137582A (en) * | 1980-03-31 | 1981-10-27 | Chiyou Lsi Gijutsu Kenkyu Kumiai | Write-in input circuit |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6370996A (ja) * | 1986-09-11 | 1988-03-31 | Fujitsu Ltd | 半導体記憶装置 |
| KR100480900B1 (ko) * | 1998-01-13 | 2005-07-07 | 주식회사 하이닉스반도체 | 반도체메모리 |
| JP2013527551A (ja) * | 2010-04-30 | 2013-06-27 | フリースケール セミコンダクター インコーポレイテッド | ワン・タイム・プログラマブル・メモリの書き込みイネーブルを検証するための回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0517640B2 (enrdf_load_stackoverflow) | 1993-03-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0863973A (ja) | 集積回路用パワーオン回路 | |
| JPH07262780A (ja) | 並列出力データ経路を有する同期メモリ | |
| JPH05290581A (ja) | プレチャージ用出力ドライバ回路 | |
| KR100207942B1 (ko) | 개별 비트 라인 회복 회로 | |
| US12237050B2 (en) | Three-dimensional (3-D) write assist scheme for memory cells | |
| JPS59198592A (ja) | 半導体記憶装置における書込み回路 | |
| JPS5855597B2 (ja) | 双安定半導体メモリセル | |
| KR100227300B1 (ko) | 반도체 기억 장치 | |
| Suzuki et al. | A 3.5-ns, 500-mW, 16-kbit BiCMOS ECL RAM | |
| JPH07254282A (ja) | 並列出力データ経路を有する同期メモリ | |
| JP2783023B2 (ja) | 半導体スタティックメモリ | |
| CN114373493B (zh) | 带复位的配置电路和fpga的配置电路 | |
| US4964081A (en) | Read-while-write ram cell | |
| CN114627945B (zh) | eFuse存储单元和eFuse系统 | |
| US5268864A (en) | Programmable memory device having programming current absorbing transistors | |
| JP3133847B2 (ja) | 半導体メモリ | |
| JPH07182869A (ja) | 半導体記憶装置のデータ書き込み方法及び半導体記憶装置 | |
| JPS62232795A (ja) | Mos型メモリ回路 | |
| JPH05507169A (ja) | メモリ・アレイ用読取り/書込み/復元回路 | |
| JP2858465B2 (ja) | ヒューズ型rom回路 | |
| JPH05290578A (ja) | 半導体集積回路装置 | |
| JPH07262782A (ja) | 半導体記憶装置 | |
| JPH0316091A (ja) | 半導体記録装置 | |
| JPH05282872A (ja) | センス増幅器 | |
| JPH0244596A (ja) | 半導体記憶装置 |