JPS59198042A - 同期信号受信保護回路の試験方式 - Google Patents

同期信号受信保護回路の試験方式

Info

Publication number
JPS59198042A
JPS59198042A JP58072448A JP7244883A JPS59198042A JP S59198042 A JPS59198042 A JP S59198042A JP 58072448 A JP58072448 A JP 58072448A JP 7244883 A JP7244883 A JP 7244883A JP S59198042 A JPS59198042 A JP S59198042A
Authority
JP
Japan
Prior art keywords
synchronization signal
synchronizing signal
circuit
test
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58072448A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0218779B2 (enExample
Inventor
Yoshio Aoki
芳夫 青木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58072448A priority Critical patent/JPS59198042A/ja
Publication of JPS59198042A publication Critical patent/JPS59198042A/ja
Publication of JPH0218779B2 publication Critical patent/JPH0218779B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/14—Monitoring arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Monitoring And Testing Of Exchanges (AREA)
JP58072448A 1983-04-25 1983-04-25 同期信号受信保護回路の試験方式 Granted JPS59198042A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58072448A JPS59198042A (ja) 1983-04-25 1983-04-25 同期信号受信保護回路の試験方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58072448A JPS59198042A (ja) 1983-04-25 1983-04-25 同期信号受信保護回路の試験方式

Publications (2)

Publication Number Publication Date
JPS59198042A true JPS59198042A (ja) 1984-11-09
JPH0218779B2 JPH0218779B2 (enExample) 1990-04-26

Family

ID=13489579

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58072448A Granted JPS59198042A (ja) 1983-04-25 1983-04-25 同期信号受信保護回路の試験方式

Country Status (1)

Country Link
JP (1) JPS59198042A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04178037A (ja) * 1990-11-13 1992-06-25 Fujitsu Ltd ディジタル伝送システムのフレーム・フォーマットにおける機能試験方法及び試験回路

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5718146A (en) * 1980-07-07 1982-01-29 Nippon Telegr & Teleph Corp <Ntt> Diagnostic system for synchronous operating circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5718146A (en) * 1980-07-07 1982-01-29 Nippon Telegr & Teleph Corp <Ntt> Diagnostic system for synchronous operating circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04178037A (ja) * 1990-11-13 1992-06-25 Fujitsu Ltd ディジタル伝送システムのフレーム・フォーマットにおける機能試験方法及び試験回路

Also Published As

Publication number Publication date
JPH0218779B2 (enExample) 1990-04-26

Similar Documents

Publication Publication Date Title
US5163092A (en) Parallel scrambler used in sonet data transmission
JPH0612905B2 (ja) 通信インターフェイス
AU657634B2 (en) High-speed time-multiplexed data transmission system
JPS59198042A (ja) 同期信号受信保護回路の試験方式
US4387341A (en) Multi-purpose retimer driver
JPH0616277B2 (ja) 事象配分・結合装置
US5463631A (en) Error pulse width expanding circuit
JP2764590B2 (ja) 信号中継装置
CA1264830A (en) Data recovery and clock circuit for use in data test equipment
US4041248A (en) Tone detection synchronizer
SU1762307A1 (ru) Устройство дл передачи информации
JPH01228337A (ja) フレーム同期保護回路
SU1591019A1 (ru) Устройство для контроля и восстановления информации по модулю два
SU734782A1 (ru) Устройство дл передачи и приема дискретных сигналов
JPH0425240A (ja) バースト信号監視回路
SU1411953A1 (ru) Селектор импульсов по длительности
SU1129723A1 (ru) Устройство дл формировани импульсных последовательностей
SU1448393A1 (ru) Программируемое устройство управлени
SU836803A1 (ru) Устройство дл предотвращени ошибок впРиНиМАЕМОй диСКРЕТНОй иНфОРМАции
JPH06101720B2 (ja) 車両用通信装置
JPS6248826A (ja) フレ−ム同期方式
JPS6397017A (ja) シリアルパラレル変換回路
JPH0528931B2 (enExample)
JPS62188442A (ja) 計数回路
JPS5972845A (ja) 非同期式デ−タ受信回路