JPS5919438A - デイジタル同調制御装置 - Google Patents

デイジタル同調制御装置

Info

Publication number
JPS5919438A
JPS5919438A JP12754782A JP12754782A JPS5919438A JP S5919438 A JPS5919438 A JP S5919438A JP 12754782 A JP12754782 A JP 12754782A JP 12754782 A JP12754782 A JP 12754782A JP S5919438 A JPS5919438 A JP S5919438A
Authority
JP
Japan
Prior art keywords
frequency
circuit
signal
divider circuit
variable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12754782A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6349412B2 (enExample
Inventor
Isamu Kobayashi
勇 小林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP12754782A priority Critical patent/JPS5919438A/ja
Publication of JPS5919438A publication Critical patent/JPS5919438A/ja
Publication of JPS6349412B2 publication Critical patent/JPS6349412B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B21/00—Generation of oscillations by combining unmodulated signals of different frequencies
    • H03B21/01—Generation of oscillations by combining unmodulated signals of different frequencies by beating unmodulated signals of different frequencies
    • H03B21/02—Generation of oscillations by combining unmodulated signals of different frequencies by beating unmodulated signals of different frequencies by plural beating, i.e. for frequency synthesis ; Beating in combination with multiplication or division of frequency

Landscapes

  • Superheterodyne Receivers (AREA)
JP12754782A 1982-07-23 1982-07-23 デイジタル同調制御装置 Granted JPS5919438A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12754782A JPS5919438A (ja) 1982-07-23 1982-07-23 デイジタル同調制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12754782A JPS5919438A (ja) 1982-07-23 1982-07-23 デイジタル同調制御装置

Publications (2)

Publication Number Publication Date
JPS5919438A true JPS5919438A (ja) 1984-01-31
JPS6349412B2 JPS6349412B2 (enExample) 1988-10-04

Family

ID=14962701

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12754782A Granted JPS5919438A (ja) 1982-07-23 1982-07-23 デイジタル同調制御装置

Country Status (1)

Country Link
JP (1) JPS5919438A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0587152U (ja) * 1991-11-01 1993-11-22 フクビ化学工業株式会社 コーナー材

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0587152U (ja) * 1991-11-01 1993-11-22 フクビ化学工業株式会社 コーナー材

Also Published As

Publication number Publication date
JPS6349412B2 (enExample) 1988-10-04

Similar Documents

Publication Publication Date Title
EP1143606B1 (en) Numerically controlled variable oscillator
US4088959A (en) Multiple-band digital frequency synthesizer receiver
US5581214A (en) Phase-locked loop circuit
CA2284842A1 (en) Frequency synthesis circuit tuned by digital words
US4521916A (en) Frequency synthesis tuning control system for a double-conversion tuner
US4052673A (en) Combined controlled oscillator and frequency multiplier
WO1998036491A1 (en) Voltage controlled ring oscillator frequency multiplier
JPH0251288B2 (enExample)
KR960000523B1 (ko) 수신기
JP2559005B2 (ja) ダブルスーパーチューナ
US20020041214A1 (en) PLL circuit
JPS5919438A (ja) デイジタル同調制御装置
US6288616B1 (en) Multifrequency low-power oscillator for telecommunication IC's
KR100273862B1 (ko) 이중수퍼헤테로다인형수신회로
US4095190A (en) Tuning system
JP2000295539A (ja) テレビジョン信号受信チューナー
JPH10154945A (ja) ダブルスーパヘテロダイン式受信方法とその受信回路
JP2944520B2 (ja) 無線電話装置
US7123100B2 (en) Divider circuit and oscillating circuit including the same
JPS58207734A (ja) 受信装置
JPH0559614B2 (enExample)
KR100281111B1 (ko) 신호발생회로
KR100365130B1 (ko) 위성통신 지상시스템의 중간주파수 변환 회로
JPS61152133A (ja) シンセサイザ方式ｐｌｌチユ−ナ
JPS6322493B2 (enExample)