JPS59189454A - デ−タ処理装置の診断方式 - Google Patents

デ−タ処理装置の診断方式

Info

Publication number
JPS59189454A
JPS59189454A JP58064728A JP6472883A JPS59189454A JP S59189454 A JPS59189454 A JP S59189454A JP 58064728 A JP58064728 A JP 58064728A JP 6472883 A JP6472883 A JP 6472883A JP S59189454 A JPS59189454 A JP S59189454A
Authority
JP
Japan
Prior art keywords
data
processing device
scan
data processing
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58064728A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6315623B2 (enrdf_load_html_response
Inventor
Kouzou Suchi
須知　浩三
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58064728A priority Critical patent/JPS59189454A/ja
Publication of JPS59189454A publication Critical patent/JPS59189454A/ja
Publication of JPS6315623B2 publication Critical patent/JPS6315623B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/267—Reconfiguring circuits for testing, e.g. LSSD, partitioning

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP58064728A 1983-04-13 1983-04-13 デ−タ処理装置の診断方式 Granted JPS59189454A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58064728A JPS59189454A (ja) 1983-04-13 1983-04-13 デ−タ処理装置の診断方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58064728A JPS59189454A (ja) 1983-04-13 1983-04-13 デ−タ処理装置の診断方式

Publications (2)

Publication Number Publication Date
JPS59189454A true JPS59189454A (ja) 1984-10-27
JPS6315623B2 JPS6315623B2 (enrdf_load_html_response) 1988-04-05

Family

ID=13266498

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58064728A Granted JPS59189454A (ja) 1983-04-13 1983-04-13 デ−タ処理装置の診断方式

Country Status (1)

Country Link
JP (1) JPS59189454A (enrdf_load_html_response)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01137618U (enrdf_load_html_response) * 1988-03-16 1989-09-20

Also Published As

Publication number Publication date
JPS6315623B2 (enrdf_load_html_response) 1988-04-05

Similar Documents

Publication Publication Date Title
US5630048A (en) Diagnostic system for run-time monitoring of computer operations
US6532552B1 (en) Method and system for performing problem determination procedures in hierarchically organized computer systems
US6842865B2 (en) Method and system for testing microprocessor based boards in a manufacturing environment
US20160011953A1 (en) Integrated Circuit Including a Programmable Logic Analyzer with Enhanced Analyzing and Debugging Capabilities and a Method Therefor
US20110047424A1 (en) Integrated circuit including a programmable logic analyzer with enhanced analyzing and debugging capabilites and a method therefor
US5280626A (en) Multi-process emulator suitable for testing software under multi-process environments
JPH1011319A (ja) マルチプロセッサシステムの保守方法
JPS6226734B2 (enrdf_load_html_response)
CN1230885C (zh) 一种边界扫描芯片容错测试方法及系统
US5581693A (en) Method and apparatus for inhibiting computer interface clocks during diagnostic testing
JPS59189454A (ja) デ−タ処理装置の診断方式
JPH10171677A (ja) マイクロプロセッサおよびその検査方法
JPS62124470A (ja) 論理回路診断方法
US6490694B1 (en) Electronic test system for microprocessor based boards
US7146540B2 (en) Disc array device and diagnostic control method thereof
JP3187781B2 (ja) 情報処理装置の障害通知装置
DE3853476T2 (de) Einrichtung für die Fehlerkorrektur in einem selbstbewachten Datenverarbeitungssystem.
JPS60118959A (ja) 入出力装置における障害解析方式
JP3326546B2 (ja) コンピュータシステムの故障検知方法
JP2967741B2 (ja) Ｃｐｕ互換性テスト装置
JPH10177503A (ja) 装置診断制御方式
JPS62237850A (ja) 故障診断方式
JP2599795B2 (ja) マイクロプロセッサ搭載回路の試験方法
JPS5856021A (ja) タ−ミナル診断方式
JPS6029133B2 (ja) 故障診断方式