JPS59178038A - 位相同期回路 - Google Patents

位相同期回路

Info

Publication number
JPS59178038A
JPS59178038A JP58051894A JP5189483A JPS59178038A JP S59178038 A JPS59178038 A JP S59178038A JP 58051894 A JP58051894 A JP 58051894A JP 5189483 A JP5189483 A JP 5189483A JP S59178038 A JPS59178038 A JP S59178038A
Authority
JP
Japan
Prior art keywords
phase
clock
data
pulse
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58051894A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0220023B2 (enrdf_load_stackoverflow
Inventor
Masashi Hirome
廣目　正志
Hisashi Morikawa
久 森川
Susumu Eda
江田　晋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58051894A priority Critical patent/JPS59178038A/ja
Publication of JPS59178038A publication Critical patent/JPS59178038A/ja
Publication of JPH0220023B2 publication Critical patent/JPH0220023B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP58051894A 1983-03-28 1983-03-28 位相同期回路 Granted JPS59178038A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58051894A JPS59178038A (ja) 1983-03-28 1983-03-28 位相同期回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58051894A JPS59178038A (ja) 1983-03-28 1983-03-28 位相同期回路

Publications (2)

Publication Number Publication Date
JPS59178038A true JPS59178038A (ja) 1984-10-09
JPH0220023B2 JPH0220023B2 (enrdf_load_stackoverflow) 1990-05-07

Family

ID=12899580

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58051894A Granted JPS59178038A (ja) 1983-03-28 1983-03-28 位相同期回路

Country Status (1)

Country Link
JP (1) JPS59178038A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62154929A (ja) * 1985-12-27 1987-07-09 Nec Corp 受信デイスタツフ回路
JPS63229934A (ja) * 1987-03-19 1988-09-26 Fujitsu Ltd タイミングｐｌｌ方式

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5110468A (ja) * 1974-07-15 1976-01-27 Hitachi Ltd Gomidatsusuiki

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5110468A (ja) * 1974-07-15 1976-01-27 Hitachi Ltd Gomidatsusuiki

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62154929A (ja) * 1985-12-27 1987-07-09 Nec Corp 受信デイスタツフ回路
JPS63229934A (ja) * 1987-03-19 1988-09-26 Fujitsu Ltd タイミングｐｌｌ方式

Also Published As

Publication number Publication date
JPH0220023B2 (enrdf_load_stackoverflow) 1990-05-07

Similar Documents

Publication Publication Date Title
US7970092B2 (en) Phase comparator and regulation circuit
JP2909740B2 (ja) 位相整合回路
US10691074B2 (en) Time-to-digital converter circuit
JPH10270998A (ja) デジタルｐｌｌ回路
US5271040A (en) Phase detector circuit
US7084679B2 (en) Method and apparatus for ensuring synchronization of clocks in a multiple clock system
US6982575B2 (en) Clock ratio data synchronizer
JPS62245814A (ja) パルス回路
KR100303781B1 (ko) 레지스터 제어 디지털 디디엘에 있어서의 언록 문제를 해결하기위한 언록 보상회로를 갖는 디디엘 클럭 발생기
JPS59178038A (ja) 位相同期回路
JP2008541685A (ja) 到達時間同期ループ
US7359468B2 (en) Apparatus for synchronizing clock and data between two domains having unknown but coherent phase
KR100548552B1 (ko) 디엘엘(ｄｌｌ)의 확률적 락-인 불량 방지 회로
US4806870A (en) Phase comparator and data separator
KR100271635B1 (ko) 클럭위상비교기
JPH0282812A (ja) クロック切換方式
JPH01154625A (ja) Ｐｌｌ同期検出回路
JP2919153B2 (ja) ディジタルｐｌｌ回路
JPH04337924A (ja) 同期検出回路
KR950007458B1 (ko) 클럭동기회로
JPH02162834A (ja) Ｐｌｌ回路
JPH06104739A (ja) 状態マシン位相固定ループ
JPS62227234A (ja) 非同期信号同期化方式
JPH07201137A (ja) 位相同期ループのロック検出方法及びロック検出装置
JPS6238737B2 (enrdf_load_stackoverflow)