JPS59176846A - 並列デ−タ処理装置 - Google Patents

並列デ−タ処理装置

Info

Publication number
JPS59176846A
JPS59176846A JP58050498A JP5049883A JPS59176846A JP S59176846 A JPS59176846 A JP S59176846A JP 58050498 A JP58050498 A JP 58050498A JP 5049883 A JP5049883 A JP 5049883A JP S59176846 A JPS59176846 A JP S59176846A
Authority
JP
Japan
Prior art keywords
data
packet
processing
processing device
packets
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58050498A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0217821B2 (enrdf_load_stackoverflow
Inventor
Akira Maeda
明 前田
Kazunori Sekido
一紀 関戸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Priority to JP58050498A priority Critical patent/JPS59176846A/ja
Publication of JPS59176846A publication Critical patent/JPS59176846A/ja
Publication of JPH0217821B2 publication Critical patent/JPH0217821B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
JP58050498A 1983-03-28 1983-03-28 並列デ−タ処理装置 Granted JPS59176846A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58050498A JPS59176846A (ja) 1983-03-28 1983-03-28 並列デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58050498A JPS59176846A (ja) 1983-03-28 1983-03-28 並列デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS59176846A true JPS59176846A (ja) 1984-10-06
JPH0217821B2 JPH0217821B2 (enrdf_load_stackoverflow) 1990-04-23

Family

ID=12860601

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58050498A Granted JPS59176846A (ja) 1983-03-28 1983-03-28 並列デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS59176846A (enrdf_load_stackoverflow)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61107460A (ja) * 1984-10-30 1986-05-26 Mitsubishi Electric Corp マルチプロセツサシステム
JPS61131062A (ja) * 1984-10-30 1986-06-18 Mitsubishi Electric Corp マルチプロセツサシステム
JPS61256478A (ja) * 1985-05-10 1986-11-14 Hitachi Ltd 並列処理計算機
JPS63240664A (ja) * 1987-03-27 1988-10-06 Masahiro Sowa 高速処理計算機
JPH03229350A (ja) * 1990-02-05 1991-10-11 Matsushita Electric Ind Co Ltd マルチプロセッサ装置
JP2012038262A (ja) * 2010-08-11 2012-02-23 Fujitsu Ltd キャッシュメモリおよびデータ処理装置

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0465423U (enrdf_load_stackoverflow) * 1990-10-19 1992-06-08

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61107460A (ja) * 1984-10-30 1986-05-26 Mitsubishi Electric Corp マルチプロセツサシステム
JPS61131062A (ja) * 1984-10-30 1986-06-18 Mitsubishi Electric Corp マルチプロセツサシステム
JPS61256478A (ja) * 1985-05-10 1986-11-14 Hitachi Ltd 並列処理計算機
JPS63240664A (ja) * 1987-03-27 1988-10-06 Masahiro Sowa 高速処理計算機
JPH03229350A (ja) * 1990-02-05 1991-10-11 Matsushita Electric Ind Co Ltd マルチプロセッサ装置
JP2012038262A (ja) * 2010-08-11 2012-02-23 Fujitsu Ltd キャッシュメモリおよびデータ処理装置

Also Published As

Publication number Publication date
JPH0217821B2 (enrdf_load_stackoverflow) 1990-04-23

Similar Documents

Publication Publication Date Title
US6085303A (en) Seralized race-free virtual barrier network
US5418913A (en) System of two-way communication between processors using a single queue partitioned with pointers and limited overwrite privileges
EP0090026B1 (en) Cache memory using a lowest priority replacement circuit
TW544589B (en) Loosely coupled-multi processor server
TW201734753A (zh) 用於使資料元件列表能夠有高讀取率之系統及方法
EP0831496A2 (en) A method and system for testing memory
US20030167368A1 (en) Transmission control circuit, reception control circuit, communications control circuit, and communications control unit
JPS59176846A (ja) 並列デ−タ処理装置
US20080307137A1 (en) Data processing system, method and interconnect fabric for synchronized communication in a data processing system
US20080175272A1 (en) Data processing system, method and interconnect fabric for selective link information allocation in a data processing system
US5848297A (en) Control apparatus for maintaining order and accomplishing priority promotion in a computer interconnect
JP2782521B2 (ja) マルチプロセッサ構造体のための相互接続システム
US5218688A (en) Data processing system with memory-access priority control
US5185879A (en) Cache system and control method therefor
US7257680B2 (en) Storage system including shared memory and plural disk drives, processors, and shared memory control units
CN115964982A (zh) 加速器的拓扑结构
JP2000112912A (ja) 分散メモリ型並列計算機におけるリモートメモリに対するテストアンドコピーの処理方式
US20250123981A1 (en) Communication method performed on network-on-chip
JP2505298B2 (ja) スプリットバスにおける可変バス幅指定方式及び可変バス幅情報受信方式
JP3260515B2 (ja) 複数ポート記憶装置のインタフェース回路
CA1309503C (en) Selective receiver for each processor in a multiple processor system
JPH02153455A (ja) 非同期データ伝送装置
KR20250053721A (ko) 네트워크 온 칩에서 수행되는 통신 방법
CN119088737A (zh) 分布式总线的通信传输方法、装置、设备、介质及产品
JPS63291299A (ja) ル−プメモリを有する情報伝送システム