JPS59165140A - ２次元演算回路 - Google Patents

２次元演算回路

Info

Publication number
JPS59165140A
JPS59165140A JP58039387A JP3938783A JPS59165140A JP S59165140 A JPS59165140 A JP S59165140A JP 58039387 A JP58039387 A JP 58039387A JP 3938783 A JP3938783 A JP 3938783A JP S59165140 A JPS59165140 A JP S59165140A
Authority
JP
Japan
Prior art keywords
data
circuit
arithmetic
memory
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58039387A
Other languages
English (en)
Japanese (ja)
Other versions
JPH04300B2 (cs
Inventor
Takeshi Masui
桝井　猛
Toshio Matsuura
松浦　俊夫
Naruaki Teraoka
寺岡　成晃
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58039387A priority Critical patent/JPS59165140A/ja
Publication of JPS59165140A publication Critical patent/JPS59165140A/ja
Publication of JPH04300B2 publication Critical patent/JPH04300B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
JP58039387A 1983-03-10 1983-03-10 ２次元演算回路 Granted JPS59165140A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58039387A JPS59165140A (ja) 1983-03-10 1983-03-10 ２次元演算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58039387A JPS59165140A (ja) 1983-03-10 1983-03-10 ２次元演算回路

Publications (2)

Publication Number Publication Date
JPS59165140A true JPS59165140A (ja) 1984-09-18
JPH04300B2 JPH04300B2 (cs) 1992-01-07

Family

ID=12551589

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58039387A Granted JPS59165140A (ja) 1983-03-10 1983-03-10 ２次元演算回路

Country Status (1)

Country Link
JP (1) JPS59165140A (cs)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63201822A (ja) * 1987-02-13 1988-08-19 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン データ処理システム
JPS6474617A (en) * 1987-09-17 1989-03-20 Tsukuba Univ Floating-point arithmetic system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49100938A (cs) * 1972-10-10 1974-09-24
JPS54127235A (en) * 1978-03-27 1979-10-03 Toshiba Corp Direct memory access unit
JPS5543525A (en) * 1978-09-22 1980-03-27 Hitachi Ltd Photosensitive device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49100938A (cs) * 1972-10-10 1974-09-24
JPS54127235A (en) * 1978-03-27 1979-10-03 Toshiba Corp Direct memory access unit
JPS5543525A (en) * 1978-09-22 1980-03-27 Hitachi Ltd Photosensitive device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63201822A (ja) * 1987-02-13 1988-08-19 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン データ処理システム
JPS6474617A (en) * 1987-09-17 1989-03-20 Tsukuba Univ Floating-point arithmetic system

Also Published As

Publication number Publication date
JPH04300B2 (cs) 1992-01-07

Similar Documents

Publication Publication Date Title
JPH0778825B2 (ja) 画像処理プロセツサ
JPH0425586B2 (cs)
JPS6131502B2 (cs)
EP0409285B1 (en) Method and apparatus for data transfer between processor elements
EP3839754B1 (en) Acceleration control system chip based on thresholding method, and robot
CN110674927A (zh) 一种用于脉动阵列结构的数据重组方法
CN114359662B (zh) 一种基于异构fpga和融合多分辨率的卷积神经网络的实现方法
CN114092338B (zh) 图像缩放快速计算方法
US6272583B1 (en) Microprocessor having built-in DRAM and internal data transfer paths wider and faster than independent external transfer paths
CN106569968B (zh) 用于可重构处理器的阵列间数据传输结构与调度方法
JPS59165140A (ja) ２次元演算回路
JPH08194643A (ja) メモリ制御方式
CN115328832B (zh) 一种基于pcie dma的数据调度系统与方法
CN111078589B (zh) 一种应用于深度学习计算的数据读取系统、方法及芯片
JPS60205760A (ja) メモリ制御装置
JPH0664606B2 (ja) 画像処理装置
JP2577071B2 (ja) ディジタル信号処理プロセッサ
CN115049047B (zh) 神经网络加速器及加速方法
CN120218148A (zh) 一种基于脉动阵列的灵活卷积运算加速器
CN119089957A (zh) 一种用于实现神经网络激活函数的硬件装置及方法
CN119441090A (zh) 一种数据搬运方法、dma资源控制器、soc系统和终端设备
Liu et al. A CPU-FPGA Based Heterogeneous Accelerator for DNA Sequence Alignment
JP2730013B2 (ja) 座標データ転送方法およびその装置
JP2008102599A (ja) プロセッサ
JPH05108586A (ja) 並列演算機構及び並列演算方法