JPS59161756A - 記憶制御方式 - Google Patents

記憶制御方式

Info

Publication number
JPS59161756A
JPS59161756A JP3581183A JP3581183A JPS59161756A JP S59161756 A JPS59161756 A JP S59161756A JP 3581183 A JP3581183 A JP 3581183A JP 3581183 A JP3581183 A JP 3581183A JP S59161756 A JPS59161756 A JP S59161756A
Authority
JP
Japan
Prior art keywords
access request
stack
access
requests
latch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3581183A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0376505B2 (enrdf_load_stackoverflow
Inventor
Hideo Wada
英夫 和田
Fumio Goto
後藤　二三男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP3581183A priority Critical patent/JPS59161756A/ja
Publication of JPS59161756A publication Critical patent/JPS59161756A/ja
Publication of JPH0376505B2 publication Critical patent/JPH0376505B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP3581183A 1983-03-07 1983-03-07 記憶制御方式 Granted JPS59161756A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3581183A JPS59161756A (ja) 1983-03-07 1983-03-07 記憶制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3581183A JPS59161756A (ja) 1983-03-07 1983-03-07 記憶制御方式

Publications (2)

Publication Number Publication Date
JPS59161756A true JPS59161756A (ja) 1984-09-12
JPH0376505B2 JPH0376505B2 (enrdf_load_stackoverflow) 1991-12-05

Family

ID=12452309

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3581183A Granted JPS59161756A (ja) 1983-03-07 1983-03-07 記憶制御方式

Country Status (1)

Country Link
JP (1) JPS59161756A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6191740A (ja) * 1984-10-12 1986-05-09 Fujitsu Ltd メモリ・アクセス制御方式
JP2006509284A (ja) * 2002-12-05 2006-03-16 イマジネイション テクノロジーズ リミテッド マルチ・ポート・メモリ・ユニットを持つｓｉｍｄプロセッサ

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5171642A (ja) * 1974-12-18 1976-06-21 Hitachi Ltd Kiokuseigyosochi
JPS56101257A (en) * 1980-01-14 1981-08-13 Hitachi Ltd Information processor

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5171642A (ja) * 1974-12-18 1976-06-21 Hitachi Ltd Kiokuseigyosochi
JPS56101257A (en) * 1980-01-14 1981-08-13 Hitachi Ltd Information processor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6191740A (ja) * 1984-10-12 1986-05-09 Fujitsu Ltd メモリ・アクセス制御方式
JP2006509284A (ja) * 2002-12-05 2006-03-16 イマジネイション テクノロジーズ リミテッド マルチ・ポート・メモリ・ユニットを持つｓｉｍｄプロセッサ

Also Published As

Publication number Publication date
JPH0376505B2 (enrdf_load_stackoverflow) 1991-12-05

Similar Documents

Publication Publication Date Title
US4047157A (en) Secondary storage facility for data processing
US4210961A (en) Sorting system
EP1345125A2 (en) Dynamic random access memory system with bank conflict avoidance feature
JPS62237547A (ja) アドレス変換方式
JPS6118226B2 (enrdf_load_stackoverflow)
JPH02168341A (ja) データ処理システム
JPS6015771A (ja) ベクトルプロセッサ
JPS5930289A (ja) 階層記憶システム
US8028284B2 (en) Data processing system and program for transferring data
JPS62135949A (ja) 高速記憶装置
US4174537A (en) Time-shared, multi-phase memory accessing system having automatically updatable error logging means
US4371949A (en) Time-shared, multi-phase memory accessing system having automatically updatable error logging means
JPS59161756A (ja) 記憶制御方式
US4547848A (en) Access control processing system in computer system
JPS6226055B2 (enrdf_load_stackoverflow)
JP2540844B2 (ja) デ−タ転送制御方法
JPS58137081A (ja) ベクトルプロセツサ
JPS6229813B2 (enrdf_load_stackoverflow)
JPH08272775A (ja) ベクトル処理装置
JP2966038B2 (ja) ディジタルデータ処理ユニット調停装置及び方法
JPS60169946A (ja) タスク制御方式
JPH0329021A (ja) プリンタサーバ
JPS6039246A (ja) シ−ケンス制御回路
JPS5825299B2 (ja) メモリ制御方式
JPS6182272A (ja) ベクトル処理装置