JPS59161730A - パイプライン演算器 - Google Patents
パイプライン演算器Info
- Publication number
- JPS59161730A JPS59161730A JP58035971A JP3597183A JPS59161730A JP S59161730 A JPS59161730 A JP S59161730A JP 58035971 A JP58035971 A JP 58035971A JP 3597183 A JP3597183 A JP 3597183A JP S59161730 A JPS59161730 A JP S59161730A
- Authority
- JP
- Japan
- Prior art keywords
- data
- register
- input
- precision
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
- G06F9/30014—Arithmetic instructions with variable precision
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Advance Control (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58035971A JPS59161730A (ja) | 1983-03-07 | 1983-03-07 | パイプライン演算器 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58035971A JPS59161730A (ja) | 1983-03-07 | 1983-03-07 | パイプライン演算器 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59161730A true JPS59161730A (ja) | 1984-09-12 |
| JPH0534696B2 JPH0534696B2 (enExample) | 1993-05-24 |
Family
ID=12456803
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58035971A Granted JPS59161730A (ja) | 1983-03-07 | 1983-03-07 | パイプライン演算器 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59161730A (enExample) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5730042A (en) * | 1980-07-30 | 1982-02-18 | Nippon Telegr & Teleph Corp <Ntt> | Control system for instruction executing sequence |
-
1983
- 1983-03-07 JP JP58035971A patent/JPS59161730A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5730042A (en) * | 1980-07-30 | 1982-02-18 | Nippon Telegr & Teleph Corp <Ntt> | Control system for instruction executing sequence |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0534696B2 (enExample) | 1993-05-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4578750A (en) | Code determination using half-adder based operand comparator | |
| CN101201644B (zh) | 指数处理方法与系统 | |
| US5068819A (en) | Floating point apparatus with concurrent input/output operations | |
| TW201820125A (zh) | 執行複數的熔合乘-加指令的系統與方法 | |
| JPS6351287B2 (enExample) | ||
| Cook et al. | System design of a dynamic microprocessor | |
| US5704052A (en) | Bit processing unit for performing complex logical operations within a single clock cycle | |
| JPH07225671A (ja) | 結果正規化機構と動作の方法 | |
| US7370180B2 (en) | Bit field extraction with sign or zero extend | |
| JP2620511B2 (ja) | データ・プロセッサ | |
| JPH06202850A (ja) | データ処理装置 | |
| US3202805A (en) | Simultaneous digital multiply-add, multiply-subtract circuit | |
| JP3834145B2 (ja) | ネスト可能な遅延分岐命令を有するマイクロプロセッサを備えたデータ処理装置及びそのマイクロプロセッサを動作させる方法 | |
| JP2006518060A (ja) | 単一命令多重データ管理のための方法および計算機プログラム | |
| JPH096610A (ja) | データ処理システムにおいて複合命令の実行中にオペランドを交換するための方法およびシステム | |
| US6240540B1 (en) | Cyclic redundancy check in a computer system | |
| JPS59161730A (ja) | パイプライン演算器 | |
| JPS5968058A (ja) | フロ−テイング乗算器 | |
| US6393452B1 (en) | Method and apparatus for performing load bypasses in a floating-point unit | |
| JPS59106043A (ja) | パイプライン演算回路 | |
| JP2654451B2 (ja) | データ出力方法 | |
| US6792442B1 (en) | Signal processor and product-sum operating device for use therein with rounding function | |
| JPS58149542A (ja) | デ−タ処理装置 | |
| JPS6327746B2 (enExample) | ||
| JPH01187638A (ja) | プロセッシングユニット |