JPS5915094Y2 - multilayer printed wiring board - Google Patents

multilayer printed wiring board

Info

Publication number
JPS5915094Y2
JPS5915094Y2 JP1979174667U JP17466779U JPS5915094Y2 JP S5915094 Y2 JPS5915094 Y2 JP S5915094Y2 JP 1979174667 U JP1979174667 U JP 1979174667U JP 17466779 U JP17466779 U JP 17466779U JP S5915094 Y2 JPS5915094 Y2 JP S5915094Y2
Authority
JP
Japan
Prior art keywords
conductor
layer conductor
wiring board
printed wiring
multilayer printed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1979174667U
Other languages
Japanese (ja)
Other versions
JPS5691476U (en
Inventor
文夫 加藤
Original Assignee
ナイルス部品株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ナイルス部品株式会社 filed Critical ナイルス部品株式会社
Priority to JP1979174667U priority Critical patent/JPS5915094Y2/en
Publication of JPS5691476U publication Critical patent/JPS5691476U/ja
Application granted granted Critical
Publication of JPS5915094Y2 publication Critical patent/JPS5915094Y2/en
Expired legal-status Critical Current

Links

Description

【考案の詳細な説明】 本考案は多層印刷配線板における導体層間の接続構成に
関するものである。
[Detailed Description of the Invention] The present invention relates to a connection structure between conductor layers in a multilayer printed wiring board.

従来、多層印刷配線板における下層導体と上層導体の接
続は、第1図に示す如く絶縁基板1の表面に設けられた
下層導体2を絶縁保護しているクロスガラス等よりなる
絶縁体3及び4の2層を局部的に除き下層導体2の露出
部2aを設け、その上から上層導体5を印刷配線し下層
導体2の露出部2aで上層導体5とを接続していた。
Conventionally, the connection between the lower layer conductor and the upper layer conductor in a multilayer printed wiring board is performed using insulators 3 and 4 made of cross glass or the like that insulate and protect the lower layer conductor 2 provided on the surface of an insulating substrate 1, as shown in FIG. The exposed portion 2a of the lower conductor 2 was provided by locally removing the two layers, and the upper conductor 5 was printed and wired from above, and the exposed portion 2a of the lower conductor 2 was connected to the upper conductor 5.

このため下層導体2の接続部となる露出部2aと上層導
体5との落込み段差距離Xが大きくなり図示A矢線部分
の導体膜厚が局部的に極度に薄くなり易く、そのため、
該A矢線部分での導体断線が惹起する欠点を有していた
For this reason, the drop step distance X between the exposed portion 2a, which is the connecting portion of the lower layer conductor 2, and the upper layer conductor 5 increases, and the conductor film thickness at the arrow A portion in the figure tends to become locally extremely thin.
There was a drawback that the conductor was disconnected at the arrow A portion.

本考案は上記欠点を解消し、下層導体2と上層導体5を
確実に接続させる構成よりなる多層印刷配線板を提供す
ることを目的とするものである。
The object of the present invention is to eliminate the above-mentioned drawbacks and provide a multilayer printed wiring board having a structure in which the lower layer conductor 2 and the upper layer conductor 5 are reliably connected.

以下、本考案に係る多層印刷配線板の実施例を示す第2
図に基づき詳細に説明する。
The following is a second example showing a multilayer printed wiring board according to the present invention.
This will be explained in detail based on the figures.

1は絶縁基板である。1 is an insulating substrate.

2は絶縁基板1の表面に印刷配線された、下層導体であ
る。
2 is a lower layer conductor printed and wired on the surface of the insulating substrate 1.

2aは前記下層導体2で絶縁体3及4を形成しない露出
部である。
2a is an exposed portion of the lower conductor 2 where the insulators 3 and 4 are not formed.

3は絶縁体で一層目のクロスガラスである。3 is an insulator and the first layer is cross glass.

4も絶縁体で2層目のクロスガラスである。4 is also an insulator and is the second layer of cross glass.

4aは前記2層目の絶縁体であるクロスガラスの表面で
、上層導体5を形成する面である。
4a is the surface of the cross glass which is the second layer of insulator, and is the surface on which the upper layer conductor 5 is formed.

この場合、露出部2aは第2図で示すように下層導体2
上に形成した1層目と2層目の各絶縁体3.4とで、は
ぼ同径の大きさでスルーホールを形成することにより露
出されて構成する。
In this case, the exposed portion 2a is connected to the lower layer conductor 2 as shown in FIG.
The first and second layer insulators 3.4 formed above are exposed by forming through holes with approximately the same diameter.

5は上層導体である。5 is an upper layer conductor.

6は中間導体であり、下層導体2の所望個所に設けた露
出部2aに形成附加し、上層導体5との接続個所となる
ものである。
Reference numeral 6 denotes an intermediate conductor, which is formed and added to the exposed portion 2a provided at a desired location of the lower layer conductor 2, and serves as a connection point with the upper layer conductor 5.

6aは前記中間導体6の表面である。6a is the surface of the intermediate conductor 6.

次に上記構成よりなる本考案に係る多層印刷配線板の作
用について説明する。
Next, the operation of the multilayer printed wiring board according to the present invention having the above structure will be explained.

第2図に示す如く下層導体2の所望個所を絶縁体層3及
び4のクロスガラス層を局部的に形成させず露出部2a
を設け、該露出部2aに中間導体6を予め形成附加して
から上層導体5を形成する。
As shown in FIG. 2, the cross glass layer of the insulating layers 3 and 4 is not locally formed at the desired location of the lower conductor 2, and the exposed portion 2a is
The intermediate conductor 6 is previously formed and added to the exposed portion 2a, and then the upper layer conductor 5 is formed.

かくしてなる上層導体5は、該上層導体5の印刷面であ
る絶縁体4のクロスガラス表面4aと中間導体6の表面
6aとの段差距離Yが小さくなるため、図示B矢線部分
が所定の膜厚に形成される。
In the upper layer conductor 5 formed in this manner, the step distance Y between the cross glass surface 4a of the insulator 4, which is the printed surface of the upper layer conductor 5, and the surface 6a of the intermediate conductor 6 is small, so that the portion indicated by the arrow B in the figure is a predetermined film. Formed thickly.

このためB矢線部分での断線は防止され、下層導体と上
層導体が確実に接続されるものである。
Therefore, disconnection at the arrow B portion is prevented, and the lower layer conductor and the upper layer conductor are reliably connected.

上記構成、作用をなす本考案に係る多層印刷配線板は次
の効果を奏するものである。
The multilayer printed wiring board according to the present invention having the above-mentioned configuration and operation has the following effects.

(イ)下層導体と上層導体の接続が確実となり、その信
頼性が向上する。
(a) The connection between the lower layer conductor and the upper layer conductor becomes reliable, improving its reliability.

(ロ)下層導体と上層導体の接続に係る作業工程不良が
減少し歩留りが向上すると共に製造コストが低減出来る
(b) Work process defects related to the connection between the lower layer conductor and the upper layer conductor are reduced, yield is improved, and manufacturing costs can be reduced.

(ハ)下層導体と上層導体の接続構成要素が単純で少な
いスペースでコンパクトに出来るため適用範囲が広い。
(c) The connection component between the lower layer conductor and the upper layer conductor is simple and can be made compact with less space, so it has a wide range of applications.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来の多層印刷配線板での下層導体と上層導体
の接続構成を示す垂直断面図である。 第2図は本考案に係る多層印刷配線板での下層導体と上
層導体の接続構成を示す垂直断面図である。 1・・・・・・絶縁基板、2・・・・・・下層導体、3
,4・・・・・・絶縁体、5・・・・・・上層導体、6
・・・・・・中間導体。
FIG. 1 is a vertical cross-sectional view showing a connection structure between a lower layer conductor and an upper layer conductor in a conventional multilayer printed wiring board. FIG. 2 is a vertical cross-sectional view showing the connection structure of the lower layer conductor and the upper layer conductor in the multilayer printed wiring board according to the present invention. 1...Insulating substrate, 2...Lower conductor, 3
, 4... Insulator, 5... Upper layer conductor, 6
・・・・・・Intermediate conductor.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 絶縁基板の表面に導体と絶縁体を多層印刷した多層印刷
配線板において、下層導体と、該下層導体上に形成した
1層目と2層目の各絶縁体とでほぼ同径の大きさでスル
ーホールを形成し露出された該下層導体の露出部と、該
露出部へ上層導体の形成に先立って重積形成した中間導
体と、該中間導体を介して該下層導体と導通する該上層
導体とを具備してなることを特徴とする多層印刷配線板
In a multilayer printed wiring board in which conductors and insulators are printed in multiple layers on the surface of an insulating substrate, the lower layer conductor and the first and second layer insulators formed on the lower layer conductor have approximately the same diameter. An exposed portion of the lower layer conductor that is exposed by forming a through hole, an intermediate conductor that is stacked on the exposed portion prior to forming the upper layer conductor, and the upper layer conductor that is electrically connected to the lower layer conductor via the intermediate conductor. A multilayer printed wiring board comprising:
JP1979174667U 1979-12-17 1979-12-17 multilayer printed wiring board Expired JPS5915094Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1979174667U JPS5915094Y2 (en) 1979-12-17 1979-12-17 multilayer printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1979174667U JPS5915094Y2 (en) 1979-12-17 1979-12-17 multilayer printed wiring board

Publications (2)

Publication Number Publication Date
JPS5691476U JPS5691476U (en) 1981-07-21
JPS5915094Y2 true JPS5915094Y2 (en) 1984-05-04

Family

ID=29685388

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1979174667U Expired JPS5915094Y2 (en) 1979-12-17 1979-12-17 multilayer printed wiring board

Country Status (1)

Country Link
JP (1) JPS5915094Y2 (en)

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
INTERNATIONAL MICROELECTRONIC SYMPOSIUM=1971 *

Also Published As

Publication number Publication date
JPS5691476U (en) 1981-07-21

Similar Documents

Publication Publication Date Title
JP3014310B2 (en) Structure and manufacturing method of laminated wiring board
KR970072325A (en) Semiconductor device and manufacturing method thereof
JPS5915094Y2 (en) multilayer printed wiring board
JP2003258107A5 (en)
JP3227828B2 (en) Connection method between multilayer thin film device and thin film
JPH05226475A (en) Manufacture of semiconductor device
JPS6347952A (en) Semiconductor device
JPS5887848A (en) Semiconductor device
JPS628040B2 (en)
JPH06196479A (en) Semiconductor connector
JPS63292672A (en) Semiconductor device
JPS633478B2 (en)
JPH0481878B2 (en)
JPS63221645A (en) Method for connection between wirings in semiconductor device
JPH0122989B2 (en)
JPS58180040A (en) Semiconductor integrated circuit device
JPS6146973B2 (en)
JPS6235537A (en) Semiconductor device and manufacture thereof
JPH01147843A (en) Manufacture of semiconductor device
JPS5992599A (en) Method of producing thick film hybrid integrated circuit
JPH01273333A (en) Manufacture of semiconductor device
JPH0250431A (en) Semiconductor integrated circuit device
JPH0263190A (en) Surface protection film
JPS6387799A (en) Method of forming contact hole
JPH03159298A (en) Formation of via in multilayer board