JPS59144914U - Impedance conversion circuit - Google Patents

Impedance conversion circuit

Info

Publication number
JPS59144914U
JPS59144914U JP3830283U JP3830283U JPS59144914U JP S59144914 U JPS59144914 U JP S59144914U JP 3830283 U JP3830283 U JP 3830283U JP 3830283 U JP3830283 U JP 3830283U JP S59144914 U JPS59144914 U JP S59144914U
Authority
JP
Japan
Prior art keywords
active element
conversion circuit
impedance conversion
impedance
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3830283U
Other languages
Japanese (ja)
Other versions
JPH0241927Y2 (en
Inventor
松田 治仁
Original Assignee
株式会社ケンウッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社ケンウッド filed Critical 株式会社ケンウッド
Priority to JP3830283U priority Critical patent/JPS59144914U/en
Publication of JPS59144914U publication Critical patent/JPS59144914U/en
Application granted granted Critical
Publication of JPH0241927Y2 publication Critical patent/JPH0241927Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Amplifiers (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図及び第2図は従来のインピーダンス変換回路を示
す回路図、第3図乃至第5図は本考案に係るインピーダ
ンス変換回路の実施例を示し、第3図は第1の実施例を
示す回路図、第4図及び第5図は夫々第2、第3の実施
例を示す回路図である。 1:第1の能動素子としてのFET、 2:第2の能動
素子としてのトランジスタ、3:第3の能動素子として
のFET、 4:制御用素子としてのトランジスタ。
1 and 2 are circuit diagrams showing conventional impedance conversion circuits, FIGS. 3 to 5 show embodiments of the impedance conversion circuit according to the present invention, and FIG. 3 shows the first embodiment. The circuit diagrams shown in FIGS. 4 and 5 are circuit diagrams showing the second and third embodiments, respectively. 1: FET as a first active element, 2: Transistor as a second active element, 3: FET as a third active element, 4: Transistor as a control element.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 入力電圧を高インピーダンスで入力できる第1の能動素
子と、該第1の能動素子からの出力を入力とし低インピ
ーダンスで出力できるようになっている第2の能動素子
と、上記第1の能動素子の電流源たる第3の能動素子と
、該第3の能動素子の電流量を制御するための制御用素
子とが含まれていることを特徴とするインピーダンス変
換回路。
a first active element that can input an input voltage with high impedance; a second active element that receives the output from the first active element and can output it with low impedance; and the first active element. An impedance conversion circuit comprising: a third active element serving as a current source; and a control element for controlling the amount of current of the third active element.
JP3830283U 1983-03-18 1983-03-18 Impedance conversion circuit Granted JPS59144914U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3830283U JPS59144914U (en) 1983-03-18 1983-03-18 Impedance conversion circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3830283U JPS59144914U (en) 1983-03-18 1983-03-18 Impedance conversion circuit

Publications (2)

Publication Number Publication Date
JPS59144914U true JPS59144914U (en) 1984-09-27
JPH0241927Y2 JPH0241927Y2 (en) 1990-11-08

Family

ID=30168974

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3830283U Granted JPS59144914U (en) 1983-03-18 1983-03-18 Impedance conversion circuit

Country Status (1)

Country Link
JP (1) JPS59144914U (en)

Also Published As

Publication number Publication date
JPH0241927Y2 (en) 1990-11-08

Similar Documents

Publication Publication Date Title
JPS5948142U (en) MOS input buffer circuit with hysteresis characteristics
JPS59144914U (en) Impedance conversion circuit
JPS58127735U (en) switching circuit
JPS59144799U (en) lamp control device
JPS5984933U (en) level shift circuit
JPS5914419U (en) Tuning circuit
JPS58105612U (en) load protection circuit
JPS593790U (en) power circuit
JPS606329U (en) Power amplifier protection circuit
JPS5915110U (en) constant voltage circuit
JPS5810115U (en) Stabilized power supply circuit
JPS61335U (en) MOS inverter circuit
JPS60155213U (en) Input stage transistor protection circuit for electronic circuits
JPS58193831U (en) switching circuit
JPS5929817U (en) AGC circuit
JPS60114421U (en) Mute circuit
JPS59164457U (en) power backup circuit
JPS6066130U (en) Non-contact input circuit
JPS59195818U (en) temperature compensation circuit
JPS60129763U (en) Potential switching circuit
JPS58132410U (en) rear equalizer circuit
JPS58184930U (en) Transistor switching circuit
JPS58122118U (en) constant current circuit
JPS59143129U (en) logic circuit
JPS5854716U (en) constant voltage circuit