JPS59126330A - トレ−ニング方式 - Google Patents
トレ−ニング方式Info
- Publication number
- JPS59126330A JPS59126330A JP22835382A JP22835382A JPS59126330A JP S59126330 A JPS59126330 A JP S59126330A JP 22835382 A JP22835382 A JP 22835382A JP 22835382 A JP22835382 A JP 22835382A JP S59126330 A JPS59126330 A JP S59126330A
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- training signal
- symbol clock
- output
- training
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/02—Amplitude-modulated carrier systems, e.g. using on-off keying; Single sideband or vestigial sideband modulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
- Dc Digital Transmission (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22835382A JPS59126330A (ja) | 1982-12-27 | 1982-12-27 | トレ−ニング方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22835382A JPS59126330A (ja) | 1982-12-27 | 1982-12-27 | トレ−ニング方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59126330A true JPS59126330A (ja) | 1984-07-20 |
JPH0145778B2 JPH0145778B2 (enrdf_load_stackoverflow) | 1989-10-04 |
Family
ID=16875124
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP22835382A Granted JPS59126330A (ja) | 1982-12-27 | 1982-12-27 | トレ−ニング方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59126330A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6289045B1 (en) | 1998-07-07 | 2001-09-11 | Fujitsu Limited | Training method in a time domain equalizer and a digital data transmission apparatus including an improved training apparatus |
-
1982
- 1982-12-27 JP JP22835382A patent/JPS59126330A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6289045B1 (en) | 1998-07-07 | 2001-09-11 | Fujitsu Limited | Training method in a time domain equalizer and a digital data transmission apparatus including an improved training apparatus |
Also Published As
Publication number | Publication date |
---|---|
JPH0145778B2 (enrdf_load_stackoverflow) | 1989-10-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU593949B2 (en) | A method of and apparatus for supplying a clock line with a first or second clock signal in dependence upon the level of one of the two clock signals | |
JPS61112449A (ja) | デ−タ伝送システム | |
US4473901A (en) | Self clocking sampled analog data transmission system | |
US5303265A (en) | Frequency independent encoding technique and apparatus for digital communications | |
JPS63242047A (ja) | 2進データ通信システムのための受信結合器 | |
US7508882B2 (en) | Electrical backplane transmission using duobinary signaling | |
US8160179B2 (en) | Cross-over compensation by selective inversion | |
JPS59126330A (ja) | トレ−ニング方式 | |
US5450457A (en) | Sampling phase extracting circuit | |
CN102299876B (zh) | 均衡器自适应 | |
RU2037966C1 (ru) | Двухпроводная дуплексная цифровая система передачи с временным разделением | |
JP2657468B2 (ja) | 光受信システム | |
US6801043B2 (en) | Time domain reflectometry based transmitter equalization | |
JPS60109937A (ja) | デルタ変調通信システム | |
USRE42470E1 (en) | Synchronous delay-line amplification technique | |
US6266382B1 (en) | Technique for detecting and treating robbed bit signaling in data communications | |
US4598412A (en) | Binary digital data signal reproducing circuit in digital data transmission system | |
JPS626548A (ja) | タイミング信号抽出回路 | |
US5825781A (en) | Pulse amplitude modulated tone generator | |
JPH0218776B2 (enrdf_load_stackoverflow) | ||
CN1004253B (zh) | 数字传输系统 | |
CN1390385A (zh) | 校正不完全均衡双极性信号的方法及装置 | |
KR930006751B1 (ko) | T1 스터핑 8b6t 부호변환장치 | |
JP2734360B2 (ja) | ディジタル信号リピータ | |
JP3040277B2 (ja) | デジタルベースバンド伝送装置の信号受信回路 |