JPS59123063A - マルチ・プロセツサ・システムの共有資源アクセス方式 - Google Patents

マルチ・プロセツサ・システムの共有資源アクセス方式

Info

Publication number
JPS59123063A
JPS59123063A JP57233539A JP23353982A JPS59123063A JP S59123063 A JPS59123063 A JP S59123063A JP 57233539 A JP57233539 A JP 57233539A JP 23353982 A JP23353982 A JP 23353982A JP S59123063 A JPS59123063 A JP S59123063A
Authority
JP
Japan
Prior art keywords
semaphore
bus
microprocessor
access
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57233539A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6322344B2 (en, 2012
Inventor
Shigeo Nanbu
南部　滋雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP57233539A priority Critical patent/JPS59123063A/ja
Publication of JPS59123063A publication Critical patent/JPS59123063A/ja
Publication of JPS6322344B2 publication Critical patent/JPS6322344B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
JP57233539A 1982-12-28 1982-12-28 マルチ・プロセツサ・システムの共有資源アクセス方式 Granted JPS59123063A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57233539A JPS59123063A (ja) 1982-12-28 1982-12-28 マルチ・プロセツサ・システムの共有資源アクセス方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57233539A JPS59123063A (ja) 1982-12-28 1982-12-28 マルチ・プロセツサ・システムの共有資源アクセス方式

Publications (2)

Publication Number Publication Date
JPS59123063A true JPS59123063A (ja) 1984-07-16
JPS6322344B2 JPS6322344B2 (en, 2012) 1988-05-11

Family

ID=16956631

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57233539A Granted JPS59123063A (ja) 1982-12-28 1982-12-28 マルチ・プロセツサ・システムの共有資源アクセス方式

Country Status (1)

Country Link
JP (1) JPS59123063A (en, 2012)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006151560A (ja) * 2004-11-26 2006-06-15 Mitsubishi Electric Corp 乗客コンベアの制御装置

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0222630U (en, 2012) * 1988-07-28 1990-02-15

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006151560A (ja) * 2004-11-26 2006-06-15 Mitsubishi Electric Corp 乗客コンベアの制御装置

Also Published As

Publication number Publication date
JPS6322344B2 (en, 2012) 1988-05-11

Similar Documents

Publication Publication Date Title
US4594657A (en) Semaphore for memory shared by two asynchronous microcomputers
US5392436A (en) Two level system bus arbitration having lower priority multiprocessor arbitration and higher priority in a single processor and a plurality of bus masters arbitration
US6272582B1 (en) PCI-PCI bridge allowing controlling of a plurality of PCI agents including a VGA device
US6795901B1 (en) Shared memory interface with conventional access and synchronization support
JP5137171B2 (ja) データ処理装置
US7650453B2 (en) Information processing apparatus having multiple processing units sharing multiple resources
JPH0749841A (ja) マルチマスタ・バスのパイプライン化を行なう方法とそのためのマルチマスタ・ディジタル・コンピュータ・システム
US20030126381A1 (en) Low latency lock for multiprocessor computer system
JPS5837585B2 (ja) ケイサンキソウチ
JPS60246460A (ja) デジタルコンピユ−タ−システムで交信路の制御を割当てる調停機構
US5163143A (en) Enhanced locked bus cycle control in a cache memory computer system
JPH076094A (ja) システム管理モードの実行中に書込み保護状態を上書きするコンピュータシステムの操作方法及びコンピュータシステム
JPH0619760B2 (ja) 情報処理装置
JP2010055440A (ja) 分散共有メモリ型マルチプロセッサ及びデータ処理方法
US6279066B1 (en) System for negotiating access to a shared resource by arbitration logic in a shared resource negotiator
US6163828A (en) Methods and apparatus for providing multi-processor access to shared memory
KR950008229B1 (ko) 퍼스널 컴퓨터 시스템
US6026455A (en) Architecture and method for providing guaranteed access for a retrying bus master to a data transfer bridge connecting two buses in a computer system
JPS59123063A (ja) マルチ・プロセツサ・システムの共有資源アクセス方式
JPS581451B2 (ja) デ−タ転送方式
JPS63175964A (ja) 共有メモリ
EP0425843A2 (en) Enhanced locked bus cycle control in a cache memory computer system
JP3314948B2 (ja) マルチｃｐｕ構成のプログラマブルコントローラにおけるデータ交換方式
JPH086905A (ja) マルチポートｒａｍのアクセス調停回路
JPS6019816B2 (ja) マイクロプログラム制御アダプタ