JPS59113647A - Formation of undercut shape at multilayer structure of resist material - Google Patents

Formation of undercut shape at multilayer structure of resist material

Info

Publication number
JPS59113647A
JPS59113647A JP22565582A JP22565582A JPS59113647A JP S59113647 A JPS59113647 A JP S59113647A JP 22565582 A JP22565582 A JP 22565582A JP 22565582 A JP22565582 A JP 22565582A JP S59113647 A JPS59113647 A JP S59113647A
Authority
JP
Japan
Prior art keywords
resist
layer
resist material
resist layer
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP22565582A
Other languages
Japanese (ja)
Inventor
Yoshinobu Sasaki
善伸 佐々木
Yaichiro Watakabe
渡壁 弥一郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP22565582A priority Critical patent/JPS59113647A/en
Publication of JPS59113647A publication Critical patent/JPS59113647A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To enable to form an undercut of arbitrary shape by changing the baking temperature at the first layer formation time and the upper layer formation time of a multilayer resist layer by a method wherein the change of sensitivity to exposure of a resist material according to the baking temperature thereof is utilized using the same resist material. CONSTITUTION:A positive type photo resist material is applied on a semiconductor substrate 1 to form a resist layer 12, and baking is performed thereto at a high temperature to form a high sensitive first resist layer 12a. Then the positive type resist material the same with the first layer is applied on the first resist layer 12a, baking is performed thereto at the usual temperature, and a second resist layer 13 is formed to complete a multilayer resist layer. Accordingly, undercut shape can be changed delicately according to the heat-treating temperature of the lowest layer by the simple process, and width of a metal fine pattern to be formed using the method thereof can be changed arbitrarily.

Description

【発明の詳細な説明】 〔発明の技術分野〕 この発明は例えば半導体装置の製造工程におけるリフト
オフ法による微細加工などのためにレジスト材の多層構
造のアレダーカット形状形成方法罠関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Technical Field of the Invention] The present invention relates to a method and trap for forming an aledar cut shape in a multilayer structure of resist material for, for example, microfabrication by a lift-off method in the manufacturing process of semiconductor devices.

〔従来技術〕[Prior art]

第1図(a)〜(d)はレジストのアンダーカット形状
を用いて微細パターンを形成する従来の方法を示す各段
階における断面図である。この従来の方法では、まず、
シリコンなどの半導体基板(1)上に第1のポジティブ
形のレジスト(ポジレジストという。)層(2)を塗布
形成してベーキングを行い、更にその上に第2のポジレ
ジスト層(3)を塗布形成してベーキングを行って第1
図(a) K示す多層構造を形成する。このとき、第1
のポジレジスト層(2)は第2のポジレジスト層(3)
より感度の高いレジスト材を用いる。次に1これに電子
ビーム、光などによって露光し、現像処理を施すことに
よって第1図(b)に示すようなレジスト材にアンダー
カット形状の開孔(4)を得ることができる。つづいて
、第1図(c) K示すように全上面から金属を蒸着す
ることによって、第2のレジスト層(3)の上に金属層
(5)を、開孔(4)内に露出する半導体基板(1)上
に微細パターン金属層(5a)を形成する。その後に、
両レジスト層(2) 、 (3)を除去することによっ
て、第1図(d)に示すように、微細パターン金属層(
5a)のみを半導体基板(1)の上に残すことができる
FIGS. 1(a) to 1(d) are cross-sectional views at various stages of a conventional method of forming a fine pattern using an undercut shape of a resist. In this traditional method, first,
A first positive resist (referred to as positive resist) layer (2) is coated and baked on a semiconductor substrate (1) such as silicon, and then a second positive resist layer (3) is formed on top of it. The first step is to form the coating and perform baking.
Figure (a) A multilayer structure shown in K is formed. At this time, the first
The positive resist layer (2) is the second positive resist layer (3)
Use a resist material with higher sensitivity. Next, by exposing this to an electron beam, light, etc., and performing a development process, an undercut-shaped opening (4) can be obtained in the resist material as shown in FIG. 1(b). Subsequently, as shown in FIG. 1(c) K, metal is deposited from the entire upper surface to expose the metal layer (5) on the second resist layer (3) in the opening (4). A finely patterned metal layer (5a) is formed on a semiconductor substrate (1). After that,
By removing both resist layers (2) and (3), a fine pattern metal layer (
Only 5a) can remain on the semiconductor substrate (1).

ところが、上記従来の方法では2種類の互いに異なった
レジスト材を用いており、種々の制約条件のためさまざ
まな感度のレジスト材を組み合わせて用いることが困難
で、従って、使用レジスト材の組み合わせが限定され、
レジスト層のアンダーカット形状を任意に形成すること
ができず、また、第2のレジスト材に高感度のものを用
いることができないという欠点があった。
However, the conventional method described above uses two different types of resist materials, and due to various constraints, it is difficult to combine resist materials with various sensitivities, and therefore the combinations of resist materials that can be used are limited. is,
This method has disadvantages in that it is not possible to form an arbitrary undercut shape in the resist layer, and it is not possible to use a highly sensitive second resist material.

〔発明の概要〕[Summary of the invention]

この発明は以上のような点に鑑みてなされたもので、多
層構造を同一のレジスト材を用い、そのベーキング温度
によって露光感度の変化することを利用して、第1層形
成時と、上層形成時とでベーキング温度を変えることに
よって任意形状のアンダーカットを形成する方法を提供
するものである0 〔発明の実施例〕 第2図(a)〜(d)はこの発明における多層レジスト
層の形成方法の一例を示す各段階における断面図である
。まず、第2図(a)に示す半導体基板(1)の上に、
第2図(b)に示すようにポジレジスト材を塗布してレ
ジスト層(1′4を形成し、これに商い温度でベーキン
グを施して、第2図tc)に示すように感度の図(a)
に示すように、第1層と同一のポジレジスト材を第1の
レジスト層(12a)の上に塗布し、これに通常の温度
でベーキングを施して第2のレジスト層θ樽を形成して
多層レジスト層を完成する。
This invention was made in view of the above points, and uses the same resist material to form a multilayer structure, and takes advantage of the fact that the exposure sensitivity changes depending on the baking temperature. [Embodiment of the Invention] Figures 2 (a) to (d) show the formation of a multilayer resist layer in this invention. FIG. 3 is a cross-sectional view at each stage showing an example of the method. First, on the semiconductor substrate (1) shown in FIG. 2(a),
As shown in Fig. 2(b), a resist layer (1'4) is formed by applying a positive resist material, and this is baked at the same temperature as shown in Fig. 2(tc). a)
As shown in , a positive resist material identical to that of the first layer is applied on the first resist layer (12a) and baked at a normal temperature to form a second resist layer θ barrel. Complete the multi-layer resist layer.

第3図(a) 、 (b)はこの発明になるアンダーカ
ット形状形成状況の2例を示す断面図で、第3図(a)
 tri第1のレジスト層(12a)を比較的低い温度
でベーキングしたもの、第3図(b)は第2のレジスト
層(12b)を比較的高い温度でベーキングしたものに
ついて同一条件で露光、現像を施したもので、高温でベ
ーキングしたものの方が露光感度が大きいので、第3図
(b)の方がアンダーカットが大きくなってい今。第廿
図((り 、 (d)はそれぞれ第3図(a) + (
b)のレジスト形状を用いて微細パターン金属層(5a
)。
FIGS. 3(a) and 3(b) are cross-sectional views showing two examples of undercut shape formation according to the present invention, and FIG. 3(a)
Figure 3(b) shows the first resist layer (12a) baked at a relatively low temperature, and the second resist layer (12b) baked at a relatively high temperature, exposed and developed under the same conditions. The one baked at a high temperature has a higher exposure sensitivity, so the undercut in Figure 3(b) is larger. Figure 3 ((ri) and (d) are respectively Figure 3 (a) + (
Using the resist shape of b), a fine pattern metal layer (5a
).

(5b)を形成した状況を示し、このように任意の幅の
微細パターンにすることができる。
(5b) is shown, and in this way it is possible to form a fine pattern with any width.

〔発明の効果」 以上説明したように、この発明では最下層と上層とのレ
ジスト層に同一のレジスト材を用い、最下層を他層よシ
高い温度で熱処理によって露光感度を上昇させておき、
この多層レジスト層に露光。
[Effects of the Invention] As explained above, in this invention, the same resist material is used for the bottom and top resist layers, and the bottom layer is heat-treated at a higher temperature than other layers to increase the exposure sensitivity.
This multilayer resist layer is exposed to light.

現像処理を施してアンダーカット形状を形成させるので
、工程が簡単で、最下層の熱処理温度によってアンダー
カント形状を微妙に変化きせることができ、これを用い
て形成される金属微細パターン幅を任意に変化させるこ
とができる。
Since the undercut shape is formed through development, the process is simple, and the undercut shape can be subtly changed depending on the heat treatment temperature of the bottom layer. Using this, the width of the fine metal pattern formed can be adjusted arbitrarily. It can be changed.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はレジストのアンダーカット形状を用いて微細パ
ターンを形成する従来の方法を示す各段階における断面
図、第2図(a)〜fd)はこの発明における多層レジ
スト層の形成方法の一例を示す各段階における断面図、
第3図はこの発明になるアンダーカット形状形成の状況
の2例とそれらを用いて微細パ)−ン金属層を形成した
状況を示す断面図である。 図において、(1)は基板、(1匂は第1のレジスト層
、(12a) 、 (12b)は熱処理後の第1のレジ
スト層、θ場は第2のレジスト層である。 なお、図中同一符号は同一または相当部分を示代理人 
葛 野信 −(外1名) 旭 烟         0
Fig. 1 is a cross-sectional view at each stage showing a conventional method of forming a fine pattern using an undercut shape of a resist, and Fig. 2 (a) to fd) show an example of the method of forming a multilayer resist layer according to the present invention. Cross-sectional views at each stage shown;
FIG. 3 is a sectional view showing two examples of undercut shape formation according to the present invention and a state in which a finely patterned metal layer is formed using them. In the figure, (1) is the substrate, (1) is the first resist layer, (12a) and (12b) are the first resist layer after heat treatment, and θ field is the second resist layer. The same symbols in the middle indicate the same or equivalent parts.
Nobuo Kuzu - (1 other person) Asahi 0

Claims (2)

【特許請求の範囲】[Claims] (1)基板上に多層構造のレジスト層を形成するに肖っ
て、上記基板上に第1のレジスト層を形成し、これに所
要の温度で熱処理を施した後に上記第1のレジスト層と
同一のレジスト材で残余のレジスト層を形成することに
よって上記第1のレジスト層の露光感度を上記残余のレ
ジスト層の露光感度よシも大きくシ、このようにして形
成された多層構造のレジスト層に所要パターンの露光お
:び現像処理を施してアンダーカットを形成することを
特徴とするレジスト材の多m構造におけるアンダーカン
ト形状の形成方法。
(1) When forming a multilayered resist layer on a substrate, a first resist layer is formed on the substrate, heat-treated at a required temperature, and then the first resist layer is formed on the substrate. By forming the remaining resist layers with the same resist material, the exposure sensitivity of the first resist layer can be made larger than the exposure sensitivity of the remaining resist layers, and the resist layer of the multilayer structure formed in this way can be improved. A method for forming an undercant shape in a multi-m structure of a resist material, the method comprising forming an undercut by subjecting the resist material to a required pattern of exposure and development.
(2)  レジスト材としてポジティブ形レジスト材を
用いることを特徴とする特許請求の範囲第1項記載のレ
ジスト材の多層構造におけるアンダーカット形状の形成
方法。 ′(3)  レジスト材としてホトレジスト材を用いる
ことを特徴とする特許請求の範囲第1項または第2項記
載のレジスト材の多層構造におけるアンダーカット形状
の形成方法。 (4〕  レジスト材として電子ビーム用レジスト材を
粗い露光として電子ビーム露光を施すことを特徴とする
特許請求の範囲第1項または第2項記載のレジスト材の
多層構造におけるアンダーカット形状の形成方法。
(2) A method for forming an undercut shape in a multilayer structure of a resist material according to claim 1, characterized in that a positive resist material is used as the resist material. (3) A method for forming an undercut shape in a multilayer structure of a resist material according to claim 1 or 2, characterized in that a photoresist material is used as the resist material. (4) A method for forming an undercut shape in a multilayer structure of a resist material according to claim 1 or 2, characterized in that an electron beam resist material as a resist material is subjected to rough exposure with an electron beam. .
JP22565582A 1982-12-20 1982-12-20 Formation of undercut shape at multilayer structure of resist material Pending JPS59113647A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22565582A JPS59113647A (en) 1982-12-20 1982-12-20 Formation of undercut shape at multilayer structure of resist material

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22565582A JPS59113647A (en) 1982-12-20 1982-12-20 Formation of undercut shape at multilayer structure of resist material

Publications (1)

Publication Number Publication Date
JPS59113647A true JPS59113647A (en) 1984-06-30

Family

ID=16832692

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22565582A Pending JPS59113647A (en) 1982-12-20 1982-12-20 Formation of undercut shape at multilayer structure of resist material

Country Status (1)

Country Link
JP (1) JPS59113647A (en)

Similar Documents

Publication Publication Date Title
JPS59113647A (en) Formation of undercut shape at multilayer structure of resist material
JP2000098593A (en) Production of stencil mask
JPH01128522A (en) Forming method for resist pattern
JPH0630352B2 (en) Patterned layer forming method
JPH03263834A (en) Manufacture of semiconductor device
JPS63307739A (en) Manufacture of semiconductor device
JPS61172336A (en) Formation of electrode opening of semiconductor device
JPH03142466A (en) Production of semiconductor device and mask used for the production
JPS59172727A (en) Formation of thick film pattern in super fine width
JPS62286230A (en) Selective etching of thin film
JPH02280316A (en) Pattern formation of integrated circuit
JPS63292649A (en) Manufacture of semiconductor device
JPS63160224A (en) Manufacture of semiconductor device
JPS63288020A (en) Formation of electrode
JPS6350039A (en) Manufacture of semiconductor device
JPH03239331A (en) Manufacture of semiconductor device
JPS5961975A (en) Josephson element and manufacture thereof
JPH03108314A (en) Manufacture of semiconductor element
JPH02134819A (en) Manufacture of semiconductor device
JPS6334928A (en) Formation of through hole
JPH01140629A (en) Pattern forming method
JPH0225251B2 (en)
JPS62117342A (en) Formation of multilayer interconnection structure
JPS60106132A (en) Formation of pattern
JPH02231722A (en) Wiring pattern forming method