JPS5892023A - チヤネル装置 - Google Patents

チヤネル装置

Info

Publication number
JPS5892023A
JPS5892023A JP19021381A JP19021381A JPS5892023A JP S5892023 A JPS5892023 A JP S5892023A JP 19021381 A JP19021381 A JP 19021381A JP 19021381 A JP19021381 A JP 19021381A JP S5892023 A JPS5892023 A JP S5892023A
Authority
JP
Japan
Prior art keywords
signal
tag
state
signals
tagin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP19021381A
Other languages
English (en)
Japanese (ja)
Other versions
JPS617662B2 (enExample
Inventor
Seiichi Shimizu
誠一 清水
Masao Koyabu
小薮　正夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP19021381A priority Critical patent/JPS5892023A/ja
Publication of JPS5892023A publication Critical patent/JPS5892023A/ja
Publication of JPS617662B2 publication Critical patent/JPS617662B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
JP19021381A 1981-11-27 1981-11-27 チヤネル装置 Granted JPS5892023A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19021381A JPS5892023A (ja) 1981-11-27 1981-11-27 チヤネル装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19021381A JPS5892023A (ja) 1981-11-27 1981-11-27 チヤネル装置

Publications (2)

Publication Number Publication Date
JPS5892023A true JPS5892023A (ja) 1983-06-01
JPS617662B2 JPS617662B2 (enExample) 1986-03-07

Family

ID=16254344

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19021381A Granted JPS5892023A (ja) 1981-11-27 1981-11-27 チヤネル装置

Country Status (1)

Country Link
JP (1) JPS5892023A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63304359A (ja) * 1987-06-05 1988-12-12 Hitachi Ltd デ−タ転送制御回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63304359A (ja) * 1987-06-05 1988-12-12 Hitachi Ltd デ−タ転送制御回路

Also Published As

Publication number Publication date
JPS617662B2 (enExample) 1986-03-07

Similar Documents

Publication Publication Date Title
US5559459A (en) Clock signal generation arrangement including digital noise reduction circuit for reducing noise in a digital clocking signal
WO1989003557A1 (en) Self-correcting registers, error-detecting/correcting registers, and inversion coding using one bit, and other information storage media
KR100288449B1 (ko) 비동기식 파이프라인에서의 조건검출
JPS5892023A (ja) チヤネル装置
US3821716A (en) Method and apparatus for recovering data in an nrzi recording system
US4034348A (en) Apparatus, including delay means, for sampling and recovering data recorded by the double transition recording technique
US3909782A (en) Method and device for control of the transmission of data exchanged between a control processor and a plurality of peripheral devices
EP0435249B1 (en) Pipelined computer with half machine cycle alternating write control for avoiding usage conflicts in general registers
CN103647966A (zh) 一种基于fpga图像数据检测方法及装置
CA1302585C (en) Clock skew avoidance technique for pipeline processors
US4513329A (en) Manchester decoder clock multiplier
US7026842B1 (en) Method and apparatus for reliable pulse event detection
US3764987A (en) Method of and apparatus for code detection
US20200169360A1 (en) Signal detector and signal detection method
JPH03252526A (ja) センサー出力回路
SU1513440A1 (ru) Настраиваемое логическое устройство
SU1233155A1 (ru) Микропрограммное устройство управлени с контролем
SU1259264A1 (ru) Устройство дл загрузки файлов
SU679980A1 (ru) Устройство микропрограммного управлени
RU1805467C (ru) Устройство дл обслуживани запросов
KR950014185B1 (ko) 다수의 장애 소스(Source)를 갖는 시스템에서의 인터럽트 처리장치
JPS6249445A (ja) 単一誤り検出方式
JPS61100851A (ja) 装置間信号の数差検出方式
SU703802A1 (ru) Устройство дл ввода информации
JP2602359B2 (ja) 実装装置の数量・品種検出方式