JPS588353A - 乗算装置 - Google Patents

乗算装置

Info

Publication number
JPS588353A
JPS588353A JP56105388A JP10538881A JPS588353A JP S588353 A JPS588353 A JP S588353A JP 56105388 A JP56105388 A JP 56105388A JP 10538881 A JP10538881 A JP 10538881A JP S588353 A JPS588353 A JP S588353A
Authority
JP
Japan
Prior art keywords
output
register
multiplier
storage means
multiplication
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56105388A
Other languages
English (en)
Japanese (ja)
Other versions
JPS622330B2 (enrdf_load_stackoverflow
Inventor
Hideshi Ishii
石井　英志
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56105388A priority Critical patent/JPS588353A/ja
Publication of JPS588353A publication Critical patent/JPS588353A/ja
Publication of JPS622330B2 publication Critical patent/JPS622330B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
JP56105388A 1981-07-06 1981-07-06 乗算装置 Granted JPS588353A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56105388A JPS588353A (ja) 1981-07-06 1981-07-06 乗算装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56105388A JPS588353A (ja) 1981-07-06 1981-07-06 乗算装置

Publications (2)

Publication Number Publication Date
JPS588353A true JPS588353A (ja) 1983-01-18
JPS622330B2 JPS622330B2 (enrdf_load_stackoverflow) 1987-01-19

Family

ID=14406262

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56105388A Granted JPS588353A (ja) 1981-07-06 1981-07-06 乗算装置

Country Status (1)

Country Link
JP (1) JPS588353A (enrdf_load_stackoverflow)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59184945A (ja) * 1983-04-04 1984-10-20 Nec Corp パイプライン化乗算回路
JPS59205646A (ja) * 1983-05-09 1984-11-21 Matsushita Electric Ind Co Ltd 累積乗算器
JPS61177543A (ja) * 1985-02-04 1986-08-09 Hitachi Ltd 乗算装置
JPS61251933A (ja) * 1985-04-30 1986-11-08 Nec Corp 乗算回路
US6525817B1 (en) 1995-02-21 2003-02-25 Nikon Corporation Inspection method and apparatus for projection optical systems

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0354384U (enrdf_load_stackoverflow) * 1989-09-29 1991-05-27

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59184945A (ja) * 1983-04-04 1984-10-20 Nec Corp パイプライン化乗算回路
JPS59205646A (ja) * 1983-05-09 1984-11-21 Matsushita Electric Ind Co Ltd 累積乗算器
JPS61177543A (ja) * 1985-02-04 1986-08-09 Hitachi Ltd 乗算装置
JPS61251933A (ja) * 1985-04-30 1986-11-08 Nec Corp 乗算回路
US6525817B1 (en) 1995-02-21 2003-02-25 Nikon Corporation Inspection method and apparatus for projection optical systems
US6850327B2 (en) 1995-02-21 2005-02-01 Nikon Corporation Inspection method and apparatus for projection optical systems

Also Published As

Publication number Publication date
JPS622330B2 (enrdf_load_stackoverflow) 1987-01-19

Similar Documents

Publication Publication Date Title
JPH0368416B2 (enrdf_load_stackoverflow)
US3805043A (en) Serial-parallel binary multiplication using pairwise addition
US4769780A (en) High speed multiplier
JPS62256034A (ja) パイプライン演算ユニツト
US3535498A (en) Matrix of binary add-subtract arithmetic units with bypass control
US4796219A (en) Serial two's complement multiplier
KR100308726B1 (ko) 고속 산술 장치에서 올림수 예견가산기 스테이지의 수를 감소시키는 장치 및 방법
JPH08329261A (ja) パラメータ曲線発生器
JPS588353A (ja) 乗算装置
JPH04270415A (ja) 高性能加算器
JPH0776914B2 (ja) 乗算回路
CN108255463B (zh) 一种数字逻辑运算方法、电路和fpga芯片
US20050246406A9 (en) Emod a fast modulus calculation for computer systems
US4523210A (en) Fast error checked multibit multiplier
US2936117A (en) High speed switching circuits employing slow acting components
JPS6259828B2 (enrdf_load_stackoverflow)
JP2991788B2 (ja) 復号器
JP3695561B2 (ja) 積和器
JP3561051B2 (ja) 演算同期回路
US3249747A (en) Carry assimilating system
SU594502A1 (ru) Конвейерное множительное устройство
JPH08202533A (ja) 除算処理装置
KR19980084342A (ko) 2 사이클 파이프라인 방식으로 부동 소수점 데이터를 곱셈 처리하는 방법 및 장치
JP2607735B2 (ja) 倍数器の部分積加算方法
JPH0612234A (ja) 整数上の乗算回路