JPS622330B2 - - Google Patents

Info

Publication number
JPS622330B2
JPS622330B2 JP56105388A JP10538881A JPS622330B2 JP S622330 B2 JPS622330 B2 JP S622330B2 JP 56105388 A JP56105388 A JP 56105388A JP 10538881 A JP10538881 A JP 10538881A JP S622330 B2 JPS622330 B2 JP S622330B2
Authority
JP
Japan
Prior art keywords
output
storage means
multiplier
multiplication
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56105388A
Other languages
English (en)
Japanese (ja)
Other versions
JPS588353A (ja
Inventor
Hideshi Ishii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56105388A priority Critical patent/JPS588353A/ja
Publication of JPS588353A publication Critical patent/JPS588353A/ja
Publication of JPS622330B2 publication Critical patent/JPS622330B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
JP56105388A 1981-07-06 1981-07-06 乗算装置 Granted JPS588353A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56105388A JPS588353A (ja) 1981-07-06 1981-07-06 乗算装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56105388A JPS588353A (ja) 1981-07-06 1981-07-06 乗算装置

Publications (2)

Publication Number Publication Date
JPS588353A JPS588353A (ja) 1983-01-18
JPS622330B2 true JPS622330B2 (enrdf_load_stackoverflow) 1987-01-19

Family

ID=14406262

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56105388A Granted JPS588353A (ja) 1981-07-06 1981-07-06 乗算装置

Country Status (1)

Country Link
JP (1) JPS588353A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0354384U (enrdf_load_stackoverflow) * 1989-09-29 1991-05-27

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59184945A (ja) * 1983-04-04 1984-10-20 Nec Corp パイプライン化乗算回路
JPS59205646A (ja) * 1983-05-09 1984-11-21 Matsushita Electric Ind Co Ltd 累積乗算器
JPS61177543A (ja) * 1985-02-04 1986-08-09 Hitachi Ltd 乗算装置
JPS61251933A (ja) * 1985-04-30 1986-11-08 Nec Corp 乗算回路
US6151122A (en) 1995-02-21 2000-11-21 Nikon Corporation Inspection method and apparatus for projection optical systems

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0354384U (enrdf_load_stackoverflow) * 1989-09-29 1991-05-27

Also Published As

Publication number Publication date
JPS588353A (ja) 1983-01-18

Similar Documents

Publication Publication Date Title
Wallace A suggestion for a fast multiplier
US3515344A (en) Apparatus for accumulating the sum of a plurality of operands
JP2511914B2 (ja) 複素乗算器及び複素乗算方法
US3805043A (en) Serial-parallel binary multiplication using pairwise addition
JPH0368416B2 (enrdf_load_stackoverflow)
US3535498A (en) Matrix of binary add-subtract arithmetic units with bypass control
US4796219A (en) Serial two's complement multiplier
KR100308726B1 (ko) 고속 산술 장치에서 올림수 예견가산기 스테이지의 수를 감소시키는 장치 및 방법
KR970022772A (ko) 논리회로 및 그 설계방법
JPS622330B2 (enrdf_load_stackoverflow)
JPH04205026A (ja) 除算回路
US4754422A (en) Dividing apparatus
US4843585A (en) Pipelineable structure for efficient multiplication and accumulation operations
US5677863A (en) Method of performing operand increment in a booth recoded multiply array
JPH0234054B2 (enrdf_load_stackoverflow)
JPH0776914B2 (ja) 乗算回路
JPS6226723B2 (enrdf_load_stackoverflow)
US3234370A (en) Segmented arithmetic device
US4190894A (en) High speed parallel multiplication apparatus with single-step summand reduction
KR0147942B1 (ko) 승산기에서의 부스 레코딩회로
US4523210A (en) Fast error checked multibit multiplier
US6144979A (en) Method and apparatus for performing multiply operation of floating point data in 2-cycle pipeline scheme
JPS6259828B2 (enrdf_load_stackoverflow)
JP2737933B2 (ja) 除算装置
JP2991788B2 (ja) 復号器