JPS5854424A - 端末装置のプログラム・ロ−デイング方式 - Google Patents

端末装置のプログラム・ロ−デイング方式

Info

Publication number
JPS5854424A
JPS5854424A JP56153274A JP15327481A JPS5854424A JP S5854424 A JPS5854424 A JP S5854424A JP 56153274 A JP56153274 A JP 56153274A JP 15327481 A JP15327481 A JP 15327481A JP S5854424 A JPS5854424 A JP S5854424A
Authority
JP
Japan
Prior art keywords
program
memory
terminal device
magnetic bubble
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56153274A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6116104B2 (enExample
Inventor
Tsutomu Yanagisawa
柳沢 勉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56153274A priority Critical patent/JPS5854424A/ja
Publication of JPS5854424A publication Critical patent/JPS5854424A/ja
Publication of JPS6116104B2 publication Critical patent/JPS6116104B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/4401Bootstrapping

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Between Computers (AREA)
JP56153274A 1981-09-28 1981-09-28 端末装置のプログラム・ロ−デイング方式 Granted JPS5854424A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56153274A JPS5854424A (ja) 1981-09-28 1981-09-28 端末装置のプログラム・ロ−デイング方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56153274A JPS5854424A (ja) 1981-09-28 1981-09-28 端末装置のプログラム・ロ−デイング方式

Publications (2)

Publication Number Publication Date
JPS5854424A true JPS5854424A (ja) 1983-03-31
JPS6116104B2 JPS6116104B2 (enExample) 1986-04-28

Family

ID=15558874

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56153274A Granted JPS5854424A (ja) 1981-09-28 1981-09-28 端末装置のプログラム・ロ−デイング方式

Country Status (1)

Country Link
JP (1) JPS5854424A (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6093552A (ja) * 1983-10-27 1985-05-25 Fujitsu Ltd タスクプログラム転送方式
JPS61183774A (ja) * 1985-02-08 1986-08-16 Fujitsu Ltd 取引端末制御方式
US4884195A (en) * 1985-08-30 1989-11-28 Hitachi, Ltd. Multiprocessor system for loading microprograms into a RAM control store of a bus controller

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019146342A1 (ja) 2018-01-25 2019-08-01 東レ株式会社 膜分離システム及び膜分離システムの運転方法

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6093552A (ja) * 1983-10-27 1985-05-25 Fujitsu Ltd タスクプログラム転送方式
JPS61183774A (ja) * 1985-02-08 1986-08-16 Fujitsu Ltd 取引端末制御方式
US4884195A (en) * 1985-08-30 1989-11-28 Hitachi, Ltd. Multiprocessor system for loading microprograms into a RAM control store of a bus controller

Also Published As

Publication number Publication date
JPS6116104B2 (enExample) 1986-04-28

Similar Documents

Publication Publication Date Title
WO1989003556A1 (en) System for effectively paralleling computer terminal devices
US3812475A (en) Data synchronizer
US4237533A (en) Preventing initial program load failures
JPS5854424A (ja) 端末装置のプログラム・ロ−デイング方式
US3778780A (en) Operation request block usage
US3427593A (en) Data processor with improved program loading operation
US5070448A (en) Method for testing a microprogrammed input/output interface using steal techniques
JPS5856009A (ja) デ−タ出力制御方式
NO318675B1 (no) System for handtering av betalingsmiddel samt signalhandteringsanordning for et slikt system
JPS5856121A (ja) デ−タ処理システム
EP0115566B1 (en) Method for testing the operation of an i/o controller in a data processing system
JPS59121520A (ja) オンラインロ−デイング制御方式
JPH0254580B2 (enExample)
CA1165895A (en) Serial channel control processor method
JP3399709B2 (ja) プログラマブルコントローラにおけるデータ取出方法およびプログラマブルコントローラ
JPH0650066Y2 (ja) Posシステム専用キーボード
JPH0340124A (ja) インターフエース装置
CA1293333C (en) Buffer address register
JPS59100982A (ja) 公衆回線接続された自動取引装置
JPH05225112A (ja) 情報処理装置
JPH05342171A (ja) 共有記憶通信方式
JPH0417454B2 (enExample)
JPH0784163B2 (ja) 洗車場における洗車受付方法および装置
JPH0510698B2 (enExample)
JPS5880725A (ja) 事務処理機