JPS5848572A - 自動コントラスト補正回路 - Google Patents

自動コントラスト補正回路

Info

Publication number
JPS5848572A
JPS5848572A JP56147569A JP14756981A JPS5848572A JP S5848572 A JPS5848572 A JP S5848572A JP 56147569 A JP56147569 A JP 56147569A JP 14756981 A JP14756981 A JP 14756981A JP S5848572 A JPS5848572 A JP S5848572A
Authority
JP
Japan
Prior art keywords
peak value
circuit
converter
reference voltage
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56147569A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6338150B2 (enrdf_load_stackoverflow
Inventor
Hideyuki Hanaoka
花岡　秀行
Mitsuo Togashi
富樫　光夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic System Solutions Japan Co Ltd
Original Assignee
Matsushita Graphic Communication Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Graphic Communication Systems Inc filed Critical Matsushita Graphic Communication Systems Inc
Priority to JP56147569A priority Critical patent/JPS5848572A/ja
Publication of JPS5848572A publication Critical patent/JPS5848572A/ja
Publication of JPS6338150B2 publication Critical patent/JPS6338150B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/40—Picture signal circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Image Input (AREA)
  • Facsimile Image Signal Circuits (AREA)
JP56147569A 1981-09-17 1981-09-17 自動コントラスト補正回路 Granted JPS5848572A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56147569A JPS5848572A (ja) 1981-09-17 1981-09-17 自動コントラスト補正回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56147569A JPS5848572A (ja) 1981-09-17 1981-09-17 自動コントラスト補正回路

Publications (2)

Publication Number Publication Date
JPS5848572A true JPS5848572A (ja) 1983-03-22
JPS6338150B2 JPS6338150B2 (enrdf_load_stackoverflow) 1988-07-28

Family

ID=15433311

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56147569A Granted JPS5848572A (ja) 1981-09-17 1981-09-17 自動コントラスト補正回路

Country Status (1)

Country Link
JP (1) JPS5848572A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980077483A (ko) * 1997-04-19 1998-11-16 윤종용 콘트라스트 조정방법

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4834412A (enrdf_load_stackoverflow) * 1971-09-06 1973-05-18
JPS5518131A (en) * 1978-07-24 1980-02-08 Mitsubishi Electric Corp Signal binary coding device
JPS55124360A (en) * 1979-03-20 1980-09-25 Nec Corp Setting circuit for picture signal slice level

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4834412A (enrdf_load_stackoverflow) * 1971-09-06 1973-05-18
JPS5518131A (en) * 1978-07-24 1980-02-08 Mitsubishi Electric Corp Signal binary coding device
JPS55124360A (en) * 1979-03-20 1980-09-25 Nec Corp Setting circuit for picture signal slice level

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980077483A (ko) * 1997-04-19 1998-11-16 윤종용 콘트라스트 조정방법

Also Published As

Publication number Publication date
JPS6338150B2 (enrdf_load_stackoverflow) 1988-07-28

Similar Documents

Publication Publication Date Title
US6750910B1 (en) Optical black and offset correction in CCD signal processing
US6831686B1 (en) Method and device for the exposure-dependent noise correction in image sensors which can be addressed in lines and columns
KR970019506A (ko) 충분한 임피던스 매칭 특성 및 선형 agc 특성을 동시에 만족시키는 agc 장치
JPH04293365A (ja) 階調補正装置
JP3515747B2 (ja) ディジタル・アナログ変換回路
EP0144143A2 (en) Circuit arrangement for adjusting sound volume
JPH1065973A (ja) 固体撮像装置
JPS5848572A (ja) 自動コントラスト補正回路
US6353405B1 (en) Low distortion video analog-to-digital converter
US6806901B1 (en) Controlling the range and resolution of offset correction applied to the output of a charge coupled device
JPS6190575A (ja) 映像信号処理装置
JPS6010978A (ja) 固体撮像素子用増幅回路
US5552784A (en) Distortion reduction circuit for analog to digital converter system
JP3632328B2 (ja) Ａ／ｄ変換装置
JPH06189160A (ja) デジタルガンマ補正装置
JPH0249075B2 (enrdf_load_stackoverflow)
JPH05122519A (ja) ピークホールド回路
JP3226534B2 (ja) 原稿読取装置
KR970056995A (ko) 샘플링영역의 설정이 가능한 아날로그/디지탈변환장치
KR920006004Y1 (ko) 과입력 검출회로
JP3142357B2 (ja) 信号処理装置
JPH05102853A (ja) Ａ／ｄ変換回路
JPS639286A (ja) シエ−デイング補正装置及びシエ−デイング補正方法
JPH06112828A (ja) アナログ・ディジタル変換回路
JPH0229078A (ja) 画信号処理回路