JPS5848153A - ブ−ル式の評価装置 - Google Patents
ブ−ル式の評価装置Info
- Publication number
- JPS5848153A JPS5848153A JP57112614A JP11261482A JPS5848153A JP S5848153 A JPS5848153 A JP S5848153A JP 57112614 A JP57112614 A JP 57112614A JP 11261482 A JP11261482 A JP 11261482A JP S5848153 A JPS5848153 A JP S5848153A
- Authority
- JP
- Japan
- Prior art keywords
- value
- expression
- pool
- result
- translation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30029—Logical and Boolean instructions, e.g. XOR, NOT
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Devices For Executing Special Programs (AREA)
- Debugging And Monitoring (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/300,133 US4417305A (en) | 1981-09-08 | 1981-09-08 | Method for evaluating boolean expressions |
| US300133 | 1981-09-08 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5848153A true JPS5848153A (ja) | 1983-03-22 |
| JPS6314378B2 JPS6314378B2 (cg-RX-API-DMAC7.html) | 1988-03-30 |
Family
ID=23157850
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57112614A Granted JPS5848153A (ja) | 1981-09-08 | 1982-07-01 | ブ−ル式の評価装置 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US4417305A (cg-RX-API-DMAC7.html) |
| EP (1) | EP0073901A3 (cg-RX-API-DMAC7.html) |
| JP (1) | JPS5848153A (cg-RX-API-DMAC7.html) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4831521A (en) * | 1983-11-10 | 1989-05-16 | General Signal Corporation | Vital processor implemented with non-vital hardware |
| US4722071A (en) * | 1985-04-19 | 1988-01-26 | Pertron Controls, Corporation | Compiler for evaluating Boolean expressions |
| GB8929158D0 (en) * | 1989-12-23 | 1990-02-28 | Int Computers Ltd | Database system |
| US7296163B2 (en) * | 2000-02-08 | 2007-11-13 | The Trustees Of Dartmouth College | System and methods for encrypted execution of computer programs |
| US7735080B2 (en) * | 2001-08-30 | 2010-06-08 | International Business Machines Corporation | Integrated system and method for the management of a complete end-to-end software delivery process |
| US6959314B1 (en) | 2002-05-13 | 2005-10-25 | Eurica Califorrniaa | Method of translating Boolean algebra into basic algebra |
| US7406592B1 (en) * | 2004-09-23 | 2008-07-29 | American Megatrends, Inc. | Method, system, and apparatus for efficient evaluation of boolean expressions |
| US7720807B1 (en) * | 2007-01-17 | 2010-05-18 | Square Zero, Inc. | Representing finite node-labeled trees using a one bit encoding |
| US8655824B1 (en) | 2011-03-07 | 2014-02-18 | The Boeing Company | Global policy framework analyzer |
| US10706047B2 (en) * | 2012-10-22 | 2020-07-07 | Sap Se | Boolean content search |
| US10333696B2 (en) | 2015-01-12 | 2019-06-25 | X-Prime, Inc. | Systems and methods for implementing an efficient, scalable homomorphic transformation of encrypted data with minimal data expansion and improved processing efficiency |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4001789A (en) * | 1975-05-23 | 1977-01-04 | Itt Industries, Inc. | Microprocessor boolean processor |
| US4120043A (en) * | 1976-04-30 | 1978-10-10 | Burroughs Corporation | Method and apparatus for multi-function, stored logic Boolean function generation |
| US4165534A (en) * | 1977-04-25 | 1979-08-21 | Allen-Bradley Company | Digital control system with Boolean processor |
-
1981
- 1981-09-08 US US06/300,133 patent/US4417305A/en not_active Expired - Fee Related
-
1982
- 1982-07-01 JP JP57112614A patent/JPS5848153A/ja active Granted
- 1982-07-13 EP EP82106250A patent/EP0073901A3/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6314378B2 (cg-RX-API-DMAC7.html) | 1988-03-30 |
| EP0073901A3 (en) | 1985-05-02 |
| EP0073901A2 (en) | 1983-03-16 |
| US4417305A (en) | 1983-11-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Barron et al. | The main features of CPL | |
| JPS5848153A (ja) | ブ−ル式の評価装置 | |
| JP6160259B2 (ja) | 文字列探索方法、文字列探索装置および文字列探索プログラム | |
| JPH04230575A (ja) | データプロセッサにおいてキーハッシングを行う方法およびその装置 | |
| JPH077385B2 (ja) | データ処理装置 | |
| US5452226A (en) | Rule structure for insertion of new elements in a circuit design synthesis procedure | |
| US10241767B2 (en) | Distributed function generation with shared structures | |
| WO1989003091A1 (fr) | Procede de tri de donnees vectorielles et processeur vectoriel destine a appliquer ce procede | |
| JPS62208167A (ja) | ベクトル処理装置 | |
| Lind | Computing in logarithmic space | |
| CN105892995A (zh) | 查找负数的方法、装置及处理器 | |
| Mullery et al. | ADAM: a problem-oriented symbol processor | |
| Berkling | Computer architecture for correct programming | |
| Kanovich | Simulating linear logic in 1-only linear logic | |
| Galler et al. | Compiling matrix operations | |
| CN105117420A (zh) | 一种更新输入法的词库的方法和装置 | |
| JPS61500990A (ja) | 浮動小数点条件符号生成方式 | |
| Haney | ISDS: a program that designs computer instruction sets | |
| Wiedmann | Efficiency in the APL environment—a full arsenal for attacking CPU hogs | |
| JPS63271525A (ja) | デ−タ処理装置 | |
| JP4327533B2 (ja) | 演算処理プログラム、演算処理方法、および演算処理装置 | |
| JPH04100324A (ja) | 可変長符号の復号方式 | |
| JPS63318605A (ja) | Ncパ−トプログラム生成装置 | |
| JPH02178840A (ja) | 論理型言語の実行処理装置および定理証明実行装置 | |
| JPH03250372A (ja) | 論理回路合成装置 |