JPS582934A - デ−タ転送方式 - Google Patents

デ−タ転送方式

Info

Publication number
JPS582934A
JPS582934A JP56101082A JP10108281A JPS582934A JP S582934 A JPS582934 A JP S582934A JP 56101082 A JP56101082 A JP 56101082A JP 10108281 A JP10108281 A JP 10108281A JP S582934 A JPS582934 A JP S582934A
Authority
JP
Japan
Prior art keywords
register
output
data
signal
pulse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56101082A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6114531B2 (enExample
Inventor
Takashi Matsuda
孝 松田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56101082A priority Critical patent/JPS582934A/ja
Publication of JPS582934A publication Critical patent/JPS582934A/ja
Publication of JPS6114531B2 publication Critical patent/JPS6114531B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/08—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations, the intermediate ones not being accessible for either enqueue or dequeue operations, e.g. using a shift register

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Shift Register Type Memory (AREA)
  • Information Transfer Systems (AREA)
JP56101082A 1981-06-29 1981-06-29 デ−タ転送方式 Granted JPS582934A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56101082A JPS582934A (ja) 1981-06-29 1981-06-29 デ−タ転送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56101082A JPS582934A (ja) 1981-06-29 1981-06-29 デ−タ転送方式

Publications (2)

Publication Number Publication Date
JPS582934A true JPS582934A (ja) 1983-01-08
JPS6114531B2 JPS6114531B2 (enExample) 1986-04-19

Family

ID=14291171

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56101082A Granted JPS582934A (ja) 1981-06-29 1981-06-29 デ−タ転送方式

Country Status (1)

Country Link
JP (1) JPS582934A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61151771A (ja) * 1984-12-26 1986-07-10 Hitachi Ltd 非同期信号同期化回路
JPH08263435A (ja) * 1995-03-23 1996-10-11 Kofu Nippon Denki Kk 装置間データ転送回路

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61151771A (ja) * 1984-12-26 1986-07-10 Hitachi Ltd 非同期信号同期化回路
JPH08263435A (ja) * 1995-03-23 1996-10-11 Kofu Nippon Denki Kk 装置間データ転送回路

Also Published As

Publication number Publication date
JPS6114531B2 (enExample) 1986-04-19

Similar Documents

Publication Publication Date Title
Valette Analysis of Petri nets by stepwise refinements
Lee et al. A stochastic syntax analysis procedure and its application to pattern classification
JPS62146035A (ja) デ−タ・シンクロナイザ
EP0386831A1 (en) Comparison circuit comprising a masking mechanism for masking transient differences, comparison circuit system, and processing device comprising such comparison circuit
Morita et al. Number-conserving reversible cellular automata and their computation-universality
US10719387B2 (en) Memory interface with tamper-evident features to enhance software security
US3031646A (en) Checking circuit for digital computers
JPH0342810B2 (enExample)
GB1427215A (en) Magnetic recording systems
JPS6114531B2 (enExample)
EP0637881A2 (en) Programmable error-checking matrix for digital communication system
RU2046395C1 (ru) Устройство управления
SU1265860A1 (ru) Запоминающее устройство с самоконтролем
Mishra Some graph theoretic issues in vlsi design (algorithm, mos circuit)
Yakovlev et al. Petri nets and asynchronous bus controller design
JP2924968B2 (ja) 時間双方向シミュレーション装置
JP2558802B2 (ja) レジスタファイル
SU949657A1 (ru) Микропрограммное управл ющее устройство
SU1325514A1 (ru) Устройство дл поиска информации
SU1679633A1 (ru) УСТРОЙСТВО ДЛЯ КОНТРОЛЯ КОДА"1 2
SU1547076A1 (ru) Преобразователь параллельного кода в последовательный
SU1254487A1 (ru) Устройство дл обнаружени конфликтов в процессоре
SU1488815A1 (ru) Устройство для сопряжения источника и приемника информации
SU1464294A1 (ru) Устройство Нисневича дл контрол двоичной информации
RU2071111C1 (ru) Устройство управления