JPS58213456A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS58213456A
JPS58213456A JP57095917A JP9591782A JPS58213456A JP S58213456 A JPS58213456 A JP S58213456A JP 57095917 A JP57095917 A JP 57095917A JP 9591782 A JP9591782 A JP 9591782A JP S58213456 A JPS58213456 A JP S58213456A
Authority
JP
Japan
Prior art keywords
output
conductive
input
pair
ground
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57095917A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6327859B2 (enExample
Inventor
Osamu Shiozaki
修 塩崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57095917A priority Critical patent/JPS58213456A/ja
Publication of JPS58213456A publication Critical patent/JPS58213456A/ja
Publication of JPS6327859B2 publication Critical patent/JPS6327859B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64Impedance arrangements
    • H01L2223/66High-frequency adaptations
    • H01L2223/6644Packaging aspects of high-frequency amplifiers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)
JP57095917A 1982-06-04 1982-06-04 半導体装置 Granted JPS58213456A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57095917A JPS58213456A (ja) 1982-06-04 1982-06-04 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57095917A JPS58213456A (ja) 1982-06-04 1982-06-04 半導体装置

Publications (2)

Publication Number Publication Date
JPS58213456A true JPS58213456A (ja) 1983-12-12
JPS6327859B2 JPS6327859B2 (enExample) 1988-06-06

Family

ID=14150624

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57095917A Granted JPS58213456A (ja) 1982-06-04 1982-06-04 半導体装置

Country Status (1)

Country Link
JP (1) JPS58213456A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4984065A (en) * 1989-01-11 1991-01-08 Kabushiki Kaisha Toshiba Hybrid resin-sealed semiconductor device
EP0598563A3 (en) * 1992-11-18 1995-05-17 Fuji Electric Co Ltd Semiconductor conversion device.

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56104146U (enExample) * 1980-01-08 1981-08-14

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56104146U (enExample) * 1980-01-08 1981-08-14

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4984065A (en) * 1989-01-11 1991-01-08 Kabushiki Kaisha Toshiba Hybrid resin-sealed semiconductor device
EP0598563A3 (en) * 1992-11-18 1995-05-17 Fuji Electric Co Ltd Semiconductor conversion device.
EP0713251A3 (en) * 1992-11-18 1996-08-14 Fuji Electric Co Ltd Semiconductor conversion device
US5576575A (en) * 1992-11-18 1996-11-19 Fuji Electric Co., Ltd. Semiconductor conversion device

Also Published As

Publication number Publication date
JPS6327859B2 (enExample) 1988-06-06

Similar Documents

Publication Publication Date Title
KR100227540B1 (ko) 공면 전송선 장착 플립 칩 및 이를 이용한 무선 주파수 회로와 고주파 전력 증폭기
US3784883A (en) Transistor package
US4393392A (en) Hybrid transistor
TW200417134A (en) RF power transistor with internal bias feed
US5521431A (en) Semiconductor device with lead frame of molded container
GB2264001A (en) High frequency high-power transistor
US5376909A (en) Device packaging
EP0015709B1 (en) Constructional arrangement for semiconductor devices
EP0117434A1 (en) Hybrid microwave subsystem
US6094114A (en) Slotline-to-slotline mounted flip chip
JPS58213456A (ja) 半導体装置
JP3704440B2 (ja) 高周波用配線基板の接続構造
US5258646A (en) Package for microwave IC
US7026869B2 (en) Broadband amplifier having offset microstrip section in a housing module
JPS6255721B2 (enExample)
JP2534841B2 (ja) マイクロ波集積回路用外囲器
JPS6031103B2 (ja) 高周波用高出力トランジスタ装置
US20250125286A1 (en) Semiconductor device
JPS5861652A (ja) 半導体装置
JPH02140969A (ja) 半導体集積回路装置
JP2561036B2 (ja) 半導体装置パッケージ
JPS59112701A (ja) マイクロ波集積回路
JPS6276657A (ja) 高周波トランジスタ装置用パツケ−ジ
JPH04243154A (ja) 高周波平面回路モジュールの実装構造
JPH0621705A (ja) 半導体装置